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Abstract
The increasing leakage current in the complementary metal oxide semicon-
ductor (CMOS) circuits due to technology nodes scaling down has been one of the
critical issues in the current generation digital circuits and field programmable gate
arrays (FPGAs). There are growing research effort in the integration of resistive
non-volatile memory (NVM) cells to achieve low power high performance circuits.
Although the reported circuits help to minimize the sleep power consumption of
the system, there are various drawbacks that limit the performance or reliability
of the circuits.
This dissertation presents new schemes for both digital circuits and FPGAs
to achieve low power and high performance circuits. The new non-volatile flip-flops
(nvFFs) and localized NVM array based on spin transfer torque MRAM (STT-
MRAM) are proposed to retain the states of registers during standby. Both designs
are targeting for the low VDD and low write power. The nvFF can be designed
as a standard cell to be compatible with digital design flow thus the design cycle
could be greatly reduced. The localized NVM array could further reduce the power
consumption with higher density. The non-volatile storage elements proposed for
the non-volatile FPGAs (nvFPGAs) are targeting for the high reliability, high
density and low power. Compared to the conventional nvFPGAs, the reliability is
significantly improved and power is greatly reduced, while compared to the static





CMOS logic technology nodes have been scaled down for more than 40 years
[14–18] to achieve higher density and better performance. According to Moore’s
law, the transistor dimensions are scaled down by 30% (0.7×) every technology
generation, and therefore increases operating frequency by about 40% (1.4×) [19].
To keep electric field constant and maintain a high drive current, supply volt-
ages and threshold voltages have been scaled down in proportion to metal oxide
semiconductor field effect transistor (MOSFET) device dimensions, resulting in
an exponential increase in sub-threshold leakage [20,21]. Consequently, the stand-
by leakage power dissipation is rapidly becoming a substantial contributor to the
total power dissipation in memories or state retention in duty cycled systems. For
those standby-power-critical systems, which have long idle times punctuated by
bursts of activity, such as cell phones, tablet laptops and wireless sensor networks,
this standby power consumption reduces the effectiveness of duty-cycling. Large
standby leakage power poses significant challenge to achieve the goal of low power.
To address the high standby leakage power issue in battery powered sys-
2tems, increasing battery capacity and harvesting energy from the environment are
two possible solutions. However, the energy density of the battery is improved by
less than 7% every year [22]. Alternatively, the energy scavenging could compen-
sate the leakage power loss during standby. However, according to the research
records from National Renewable Energy Laboratory (NREL), the energy harvest
efficiency gains by less than 1% every year [23]. Therefore, other solutions are
required to reduce the leakage power.
There are four main sources cause the leakage current in a CMOS transistor
[24]: 1. Reverse-biased junction leakage current; 2. Gate induced drain leakage; 3.
Gate direct-tunneling leakage; 4. Subthreshold (weak inversion) leakage. Among
these four leakage sources, “gate induced drain leakage” is not a component of
the leakage of an OFF state transistor. The “subthreshold leakage” is the drain-
source current of a transistor operating in the weak inversion region, in which
the diffusion current of the minority carriers dominates. The magnitude of the
subthreshold current is a function of the temperature, supply voltage, device size,
and the process parameters [24]. Among these parameters, the threshold voltage
(Vth) plays a dominant role.
In current CMOS technologies, the relatively low Vth due to scaling makes
the subthreshold leakage current (ISUB) much larger than the other leakage current









where W and L are the transistor width and length, respectively. νT = kT/q is the
thermal voltage at the temperature T , Csth = Cdep + Cit denotes the summation
of the depletion region capacitance per unit area of the MOSFET gate and the
interface trap capacitance per unit area of the MOSFET gate, µ and η denote the
carrier mobility and the drain induced barrier lowering (DIBL) coefficient [25],
3respectively. n is the slope shape factor and is calculated as:




where Cox denotes the gate input capacitance per unit area of the MOSFET
gate. When a transistor is in the OFF state (VGS=0), the subthreshold leakage
can be reduced by increasing Vth or reducing VDS. Multiple threshold voltage
levels [26, 27], well-bias control [28, 29] have been used to increase Vth, and stack
effect based method [30], VDD reduction and power gating (PG) [31–34] have
been used to reduce VDS. Among these techniques, PG is one of the most effective
means, in which inactive blocks are turned off by inserting a high threshold sleep
transistor between the power supply and digital circuits. This scheme is efficacious
for reducing leakage power when a large scale integrated (LSI) function block is
in the sleep state. However, part of the blocks need to be powered on due to
the volatile nature of retention registers. Therefore, the leakage still exists in
both logic circuits and decoupling capacitors. Moreover, the wake-up process, i.e.,
transition from sleep to active mode, involves a large rush current through the
sleep transistors. Due to the inductance from power rails and packages, this rush
current can cause Ldi/dt noise, which is manifested as ground bounce when a
footer is used, or as V DD fluctuation when a header is used [35–37]. PG control
should be carefully designed so that the integrity of the data in retention elements
is guaranteed.
As the counterpart of the application specific integrated circuits (ASICs),
FPGAs have been rapidly growing in the integrated circuit (IC) market share due
to the post-fabrication reconfigurability, fast time to market, design fault tolerant,
and low development cost. Hence SRAM-based FPGA logic circuits have been
under focused development in the past 20 years [38–41]. SRAMs are used to con-
figure logics and routing information to realize the required functionalities. FPGA
4interconnects including switch blocks (SBs), connection blocks (CBs), and config-
uration SRAMs account for around 80− 90% of the total area, delay and power.
In contrast, the logic blocks (LBs) occupy only 10− 20% of the total area [42–44].
Thus, reducing the length of interconnects and improving the configuration mem-
ory cells are the key of the FPGA design.
Additionally, SRAM-based FPGAs require reprogramming each time when
powering on, because SRAMs lose the configuration information after powering
down. Moreover, as CMOS technology nodes scale down to 90nm and below,
the leakage power has rapidly become the dominant component of total power
dissipation [45, 46]. As a result, SRAM-based FPGAs suffer from slow power-on
speed, high power-on power and leakage power. The high power-on power and slow
power-on speed limit the power-off opportunities of the FPGA. In other words, it
is not possible to power off the FPGA when the idle time between two events is
short. Moreover, additional external NVM is required to store the configuration
information.
Integrating NVMs in the CMOS circuits is an effective solution to reduce
the leakage current. By replacing the dynamic random access memory (DRAM)
or SRAM in FPGAs, or retaining the states of the registers into the NVMs, the
whole system can be fully powered off without losing information. However, the
conventional nvFF and nvFPGA schemes suffer from various weaknesses including
high VDD, high write power, high active leakage power, low read/write reliability,
etc. The details of the related works will be discussed in Section 1.4. Therefore,
new integration solutions and architectures are required to address various weak-
nesses in the conventional resistive NVM based flip-flops (FFs) and FPGAs. In
this dissertation, we will propose several schemes to design the non-volatile latch
(nvLatch) or the localized array to replace the retention registers for the stand-
by power free systems. In addition, new FPGA storage elements/architecures are
5proposed based on the resistive NVMs to achieve the low power, high performance
and high density.
1.2 Resistive NVMs
The conventional FLASH memory has been used to achieve low power systems.
Each memory cell in a FLASH memory consists of only one MOSFET with an
additional floating gate. In spite of the wide application of FLASH memories in
commercial products, e.g. digital cameras, memory sticks and tablets, the current
FLASH memory technology has various disadvantages. The primary limitation
of FLASH memory is that while their design is superb for 5V operation, while
the standard logic level has decreased from 5V to 3.3V to 1V and will eventually
decrease to 0.5V in the coming years. FLASH memories (based on the Fowler-
Nordheim tunneling) cannot reliably function at 0.5V . The remedy by inserting
internal ‘charge pumps’ for programming will decrease yields, increase cost and
failure mechanisms [47]. The other disadvantages are much longer write and erase
times and much lower write/erase cycles (1e5) than DRAM, as shown in Table
1.1). In addition, the FLASH memory technology will touch the miniaturization
limit when the lateral feature size of DRAMs and FLASH memories shrinks down
to 21nm (for DRAM technology 2016 and for FLASH technology 2013) [1,48,49].
In a summary, the conventional FLASH, is facing limitations of the scale down,
endurance, speed and operation voltage.
Fortunately, the emerging memories may address the limitations of the
FLASH memory [1, 48, 49]. There are more than a dozen non-volatile memories
have been considered as emerging memories. For example, resistive random ac-
cess memorys (RRAMs) [50–61], magnetic RAMs (MRAMs) [11, 62–66], phase
change memorys (PCMs) [67–74], carbon nanotube memory [75], racetrack mem-
ory [76, 77], ferroelectric RAMs (FeRAMs) [78], millipede memory [79], molecu-
6Table 1.1: Comparison of conventional and emerging memories. Most data other
than those of RRAMs were taken from [1].
Baseline Technologies Prototypical Technologies

























Feature size 45nm 36nm 90nm 22nm 65nm 20nm
























1 2.5 10 15 1.8 3
Write Energy
(J/bit)
5e−16 4e−15 1e−10 >2e−16 2.5e−12 6e−12
lar memory [80], programmable metallization cells (PMCs) memory [81], DNA
memories [82], etc. Among these memories, RRAMs, MRAMs and PCMs have
been considered as emerging memories to potentially overcome the limitations of
DRAMs and FLASH memories. Unlike FLASH and DRAM which use charge
as the information carrier, RRAMs, MRAMs and PCMs rely on non-volatile, re-
sistive information storage in the memory cells, thus exhibit zero standby power
consumption, and hold the potential to scale to much smaller geometries than
charge memories. These characteristics, coupled with their CMOS-compatibility,
fast read/write speed, high density and write endurance, make resistive memories
promising candidates for storing the register information with no off-state leakage
current. They also provide an excellent opportunity to achieve high speed, high
density, instant power on and superior energy efficiency FPGAs. The comparison
between the conventional and emerging memories is given in Table 1.1.
A cross section schematic shown in Fig. 1.1 illustrates the integration pro-
cess of the resistive NVMs in the CMOS process. The CMOS front end pro-
cess includes the bottom substrate, CMOS layers, and metal layers. The CMOS-
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CMOS Back End Process
Figure 1.1: CMOS Front End Process and STT-MRAM Back End Process
compatible back end process deposits the resistive NVM layer between two metal
layers (top electrode (TE) and bottom electrode (BE)). magnetic tunnel junction
(MTJ) is used in this example, but it worths noting that the MTJ layer could be
RRAM, PCM or other resistive NVMs.
1.2.1 STT-MRAM
MRAMs that have been considered as possible candidates to replace several types
of current memories such as embedded SRAMs, DRAMs and FLASH memories.
There are two main types of MRAMs have been developed: field-writing MRAM
and STT-MRAM. The field writing MRAM is written by a magnetic field around
the current line. The primary issue of field-write MRAM is the high write current,
which makes scaling down difficult.
STT-MRAM has combined the advantages of SRAMs (high speed), DRAMs
(scalability) and FLASH memories (non-volatility) [85], promising it as a next-
generation memory candidate. However, the OFF/ON ratio is big concern since
low resistance ratio leads to low read reliability. Another concern is the high

























Figure 1.2: (a) Block diagram of a 1T1MTJ structure of an STT-MRAM cell. (b)
Writing from P to AP state. (c) Writing from AP to P state
A typical STT-MRAM structure is illustrated in Fig. 1.2(a). The MTJ
device has a low resistance of RP when the magnetic moment of the free layer is
parallel to that of the pinned layer (P-state) and a high resistance of RAP when
the free layer moment is oriented anti-parallel to the pinned layer moment (AP-
state). When the current flows from BE to TE, the MTJ switches from P-state to
AP-state (P → AP ), as shown in Fig. 1.2(b). If the current flows in the opposite
direction, the MTJ changes from AP-state to P-state (AP → P ), as shown in Fig.
1.2(c). The tunnel magnetoresistance (TMR) ratio of an MTJ cell is defined as
TMR = (RAP −RP )/RP . The resistance of a STT-MRAM cell can be expressed
as:
RMTJ = |IMTJ | ∗KMTJ +R0 (1.3)
where IMTJ is the current goes through the MTJ cell in either direction, KMTJ
is the slope of RMTJ , R0 is the zero current resistance. KMTJ has two values KP
and KAP , which are the slope of RP and RAP , respectively. R0 also has two values
R0P and R0AP , which are the RP and RAP value when IMTJ = 0.
Usually the distributions of the values of RP and RAP follow a Gaussian








where σMTJ is the deviation in percentage for RAP or RP .
At a finite temperature, thermal agitation plays an important role in reduc-
ing the switching current at long switching pulses (>10ns) [88, 89]. In this slow
thermal activated switching regime, the switching pulse width is dependent on the
switching current amplitude and thermal stability factor ∆ = KuV/kBT of the free
layer, where kB is the Boltzmann’s constant, T is the temperature, and KuV is
anisotropy energy. A model that describes the correlation of the parameters was
proposed by Ne´el-Brown [90]:






where TWR is the pulse width of switching current, τ0 is the inverse of the attempt
frequency, and Jc0 is the intrinsic switching current density. The intrinsic current
density Jc0 required for current driven magnetization reversal in an MTJ with the







)(tFMs)(Hk + 2piMs) (1.6)
where Ms and tF are the magnetization and thickness of the free layer respective-
ly, α is the damping constant, and Hk is the effective anisotropy field including
magneto-crystalline anisotropy and shape anisotropy. The spin transfer efficiency
η, is a function of the current polarity, polarization, and the relative angle between
the free and pinned layers. When Jc > Jc0, an initial stable magnetization state
of the free layer along the easy axis becomes unstable at zero temperature and
the magnetization enters a stable precessional state or a complete reversal occurs.
From (1.5), one can estimate the critical current density Jc0 by extrapolating the
experimentally observed switching current density Jc at t = τ0.
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For fast precessional switching in nanosecond (ns) regime (less than a few
ns), the required switching current is several times greater than the instability
current Jc0 [88, 89]. The switching current density can be estimated as




where θ is the initial angle between the magnetization vector of the free layer and
the easy axis, and C is the fitting parameter. At finite temperature, θ is a thermal
distribution.
The probability that a data of the STT-MRAM is switched for a given time
t at least unit time is expressed by using the Poisson distribution [88,91,92]:
fswitch(I, t) = 1− e−
t
tp (1.8)
where tp is derived from (1.5), I = Jc × A is the writing current amplitude, and
A is the area of the MTJ.
Read disturbance is related to the margin between the read and write cur-
rents. The probability that the read disturbance occurs at a given read current





More intuitively, if the read disturbance rate of a M Gb STT-MRAM is 1ppm, P
is smaller than 1/(N ×M × 10243 × 106).
To achieve low read disturbance, i.e. accidental writing of a bit while trying
to read the bit, the read current has to be much smaller than the median critical
current [88]. Assuming that all other parameters remain the same but with 5%
deviation in the median critical current, the read disturbance probability is in-
creased by several orders of magnitude at a specified read current [88]. The read
current has to be reduced to about 20% the median critical current to maintain
the same level of read disturbance error rate.
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1.2.2 PCM
It has been more than four decades since the first idea to use phase-change ma-
terials in memory devices [93, 94]. However, the low material quality and high
power consumption of this technology prevented it from the commercialization.
In the last few decades, the great improvement in the semiconductor manufactur-
ing technology and the quality of PCM provides the phase-change material based
NVMs a second life.
The PCM provides the benefits of high density [95], high scalability [96],
low cost [97] and high resistance ratio (RH/RL) [98, 99]. The 4F
2 small PCM
cell size based on 20nm technology node has been achieved by Samsung [100,
101]. The high resistance ratio between the Amorphous (RESET ) and Crystalline
(SET ) states increases the read reliability and the sense speed. Moreover, PCM
also has the potential to achieve nano-second [102–104] and sub micro-ampere
current switch [105]. PCMs are expected to replace NOR-FLASH memories in
the memory market at present. Recent progress in PCM technology has provided
a clear demonstration of the excellent scaling potential to and beyond the 16nm
generation [70].
The typical PCM structure is a chalcogenide layer (i.e., Ge2Sb2Te5, or
GST) sandwiched between a metal contact and a heat electrode. Phase-change
materials exhibit an ability for reversible phase transition between the Amorphous
and Crystalline phases with the help of Joule heating. This phase transition brings
about a change in the resistance as well as the reflectivity. The heat produced by
the passage of an electric current through the heating element is used to transform
the material between the poly-crystalline and amorphous states. As shown in
Fig. 1.3, if the chalcogenide material is quickly heated (melting) and quenched
(rapid cooling), it will be reset to the amorphous state (high resistance state,
RH , binary ‘0’). On the other hand, if the material is held in its crystallization
12
Melting
Figure 1.3: Phase change materials reversibly switch between amorphous and
poly-crystalline states by electrical pulses.
temperature range for some time (annealing), it will be set to the poly-crystalline
state (low resistance state, RL, binary ‘1’). The cell resistance between the poly-
crystalline and amorphous states may have orders difference. Therefore, as shown
in Fig. 1.3, RESET (quickly heating and quenching) requires short pulse and
high voltage, while SET (holding in crystallization temperature) requires long
pulse and medium voltage. To avoid unintended write, the read voltage should be
much lower than the SET voltage.
1.2.3 RRAM
Resistive NVMs generally include all types of NVMs using two or more distinc-
tive resistance states as the binary numbers ‘0’ and ‘1’. In principle, PCMs and
MRAMs could be considered as resistive NVMs as well. The resistive switch in
each memory cell consists of a switching layer sandwiched by TE and BE. This
capacitor-like switching cell is characterized by two distinctive resistance states: a
high resistance state (HRS) and a low resistance state (LRS). The basic idea of the
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RRAM switch mechanism is that a dielectric, which is normally insulating, can be
made to conductive through a filament or conduction path. The RRAM can be
reversibly switched between HRS (filament broken) and LRS (filament reformed)
by applying an appropriate voltage. Reversible resistive switching was observed
















Figure 1.4: Possible combinations of set and reset I-V curves. The combinations
can be ‘positive set, positive reset’, ‘positive set, negative reset’, ‘negative set,
positive reset’ and ‘negative set, negative reset’.
Several possible combinations of set and reset curves are shown in Fig. 1.4.
For unipolar switching, the lower voltage acts as set and the higher voltage in
the same direction acts as reset, whereas for bipolar switching only ‘negative set,
positive reset (eightwise)’ or ‘positive set, negative reset (counter eightwise)’ is
possible [111,112].
RRAM has the potential to become the front runner among the emerging
NVMs. Compared to PCM, RRAM operates at a faster switching speed (less than
10ns). Compared to MRAM, it has a simpler process, smaller cell structure (4F 2
metal insulator metal (MIM) stack), and higher resistance ratio. Compared to
FLASH memory, it has a much lower switching voltage and much higher switching
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Figure 1.5: Break even point
Technology Research Institute (ITRI) recently [79], and it is believed that the
oxygen motion may take place in regions as small as 2nm [113].
1.3 Resistive NVMs for Low Power
1.3.1 Break Even Point (BEP)
Before the discussion of the applications of the emerging NVMs, we introduce
the concept of break even point (BEP) which is an important merit to judge the
power reduction benefit with the new NVMs. Most microelectronic systems spend
considerable time in a standby state. The energy consumed by the non-volatile
memory to save or restore the information must be considered carefully. If there no
cost of transiting to and from a standby power state, the greedy policy of entering
the low power state as soon as the system is idle may be adopted. Otherwise,
the expected duration of the standby state must be accurately calculated and
taken into account when devising a power management policy. When the sleep
period is longer than BEP as shown in Fig. 1.5, the system could be power off
to reduce the leakage power. BEP is defined by the time when the reduced sleep
energy (area 3) equals to the energy required to save and restore the system (area
1 and 2, respectively). Therefore, the standby leakage power in area 4 is reduced.
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Otherwise, if the system is powered off when the standby time is short than BEP,
the total power increases. Hence, the low saving and restoring energy should be
the primary consideration when integrating NVMs in CMOS circuits to achieve
zero standby power system.
1.3.2 Using STT-MRAM as the Retention Register
As the discussed in Section 1.2, the intrinsic features of the three NVMs determine
their applications in the integration in CMOS circuits. PCM and RRAM have sim-
pler process and lower cost than STT-MRAM. However, the high program voltage
of PCM [114,115] and RRAM [116,117] limits their integration in digital circuits,
especially when the supply voltage scales down to 1V and below. Among these
three candidates, STT-MRAM exhibits the advantages of fast switching speed be-
tween parallel (P) and anti-parallel (AP) states [58, 63, 118], and low switching
current [118] or voltage [64], making it a potential candidate to be integrated with
deep sub micron CMOS processes without a level shifter. Therefore, STT-MRAM
is the best choice among these three candidates to replace the retention registers
to achieve zero standby digital systems. This is because the states of the digital
systems have to be saved to the NVM cells each time when powering down, and
read them back to the digital systems each time when powering on. Hence, fast
read/write speed and low read/write power are crucial to reduce the BEP. In other
words, STT-MRAM allows the digital systems to be powered off in a much shorter
idle period between two activities.
The state-of-art design to retain the states of the FFs during standby is the
nvFF scheme, which has combined the FF and NVM in one cell. Hence it could
be designed as a standard cell to design cycle. Saving the states to a NVM array is
another solution, which could adopt more technique to improve the performance
and reduce the BEP as well. But it has to be elaborated upon the size, area,
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architecture, etc. Otherwise, the total power may be increased.
1.3.3 Integrating RRAM/PCM in FPGAs
The emerging resistive NVM technologies with the advantages of high density, n-
ear zero power-on delay, and superior energy efficiency have provided an excellent
platform to advance the FPGA technology. Since FPGAs only need to be pro-
grammed once during configuration, the slow write time and high write voltage
may not an issue in such applications. In contrast, the low process cost and the
high reliability due to high resistance ratio make PCM/RRAM more attractive in
the FPGA applications.
Among them, RRAM becomes the front runner among resistive NVMs due
to its fast switching speed (less than 10ns [59]), small cell size (4F 2 [119]), high re-
sistance ratio [120], low switching voltage [121] and current [122], and compatible
to current CMOS processes, etc. The six order resistance ratio of the RRAM has
been demonstrated in [123]. These merits enable RRAM as a universal replace-
ment of the SRAM and switch in the SRAM-based FPGAs. The states of the
RRAM cells are configured as ON/OFF switches initially in the routing and logic
blocks, thus achieving various functions as the conventional SRAM-based FPGAs.
The new nvFPGA will achieve much higher density and greater reduction of the
RC delay in the routing. Moreover, the RRAM-based switch also addresses the
vth drop issue in the SRAM-based FPGAs.
PCM could be a universal NVM [68] as well that provides the benefits of
high density [95], high scalability [96], low cost [97] and high resistance ratio [99].
The 4F 2 small PCM cell size based on 20nm technology node has been achieved
by Samsung [101]. The high resistance ratio between the amorphous (RESET )
and poly-crystalline (SET ) states increases the read reliability. Moreover, PCM
also has the potential to achieve nano-second [102] and sub micro-ampere current
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switch [105]. Coupling with its low cost process, it is also a good choice to replace
the SRAM in the conventional FPGAs. To replace the switch directly requires
high resistance difference between the amorphous state and crystalline state, but
it is only 2− 3 orders currently.
Therefore, both RRAM and PCM could be design as non-volatile SRAMs
(nvSRAMs) to configure the single-context FPGAs, or even multi-context FPGAs
to achieve low power and high density. In addition, the high resistance ratio of the
RRAM enables it a universal replacement of the switches and SRAMs to attain
high performance and high density nvFPGAs.
1.4 Related Works
1.4.1 Non-volatile Latch/Flip-flop
Integrating the NVM into the digital circuits is an effective solution to retain the
states of the FFs, thus the whole system can be fully powered off. In particu-
lar, it is only necessary for all FFs to be nonvolatile if the function blocks are
clock-synchronized. Employing nvFF can provide a more efficient use of energy
in System-on-Chips (SOCs) for standby-power-critical and quick-startup applica-
tions, especially the battery powered appliances. The nvFFs could be designed as
standard cells to be compatible with the digital design flow, thus the design cycle
could be greatly reduced.
Many nvFF works have been reported [4–9,124,125] to integrate NVMs in
the latches or FFs to achieve zero standby power consumption systems. Though
their proposed circuits have efficiently reduced the sleep power consumption of the
system, their performance is limited by various weaknesses, such as updating MTJs
states every clock cycle, latch is used as write driver, the “source degeneration”
effect in the write path, serial write, etc. Table 1.2 summarizes different approaches
18
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implemented in those nvFFs.
There are growing research efforts in the integration of MTJs in the latches
or FFs [4–9]. Although the reported circuits help to minimize the sleep power con-
sumption of the system, there are several drawbacks limit the nvFFs performance
as summarized below.
1. The requirement of updating MTJ states every clock cycle [4]
and [8]. Updating MTJ states every clock cycle does not necessary reduce
the sleep power consumption of the system. On the contrary, it increases
the power consumption and reduces the speed during normal FF operation.
Moreover, it also reduces the endurance of the MTJs. The states of the FFs
only need to be retained in the MTJs during sleep mode.
2. The requirement of latch as write driver [5, 8, 9]. The use of the latch

















Figure 1.6: Existing approaches using nvLatches. (a) Latch is used as write driver;
(b) Vth drop in the write path; (c) Serial write.
As a result, it not only slows down the latch operation speed due to the
large parasitic capacitances, but also affects data integrity. For example, in
Fig. 1.6(a) the write voltage on CTRL may flip the state of the latch before
saving the state into the MTJs.
3. The “source degeneration” effect in the write path [5,6,8]. As shown
in Fig. 1.6(b), the “source degeneration” effect caused by Vth drop in the
write path limits the write current when the source of the transistor is con-
nected to the MTJ. Therefore, higher VDD is required to pump in sufficient
current into the MTJs to switch their states, resulting in high power con-
sumption and area.
4. The serial write approach [4,6,7]. The serial write approach to store the
states of FFs into the MTJs, as shown in Fig. 1.6(c), requires VDD to be
higher than VP→AP + VAP→P , where VP→AP and VAP→P are the P → AP
and AP → P switching voltages, respectively. Therefore, the serial write
approach requires either high VDD or low VP→AP and VAP→P . The high
VDD may result in high power consumption and scaling down difficulty.









Figure 1.7: (a) Conventional SRAM storage element to configure FPGAs (S-
RAM); (b) non-volatile storage element to configure the switch transistor in FP-
GAs (1T2R); and (c) non-volatile storage element to replace the switch transistor
and SRAM (2T1R, or ‘1R’).
5. MTJs are embedded in the latch [4,7–9]. It may slightly reduce the FF
operation speed by embedding the MTJ cells inside the latch.
1.4.2 Non-volatile FPGAs
To address the leakage issue in the SRAMs, people are turning their attention to
the emerging resistive NVM technologies. With the advantages of near zero power-
on delay, dynamic reconfiguration, and superior energy efficiency, the nvFPGAs
have been the object of intense development in the past few years. Many works
have been reported to integrate RRAM [126], PCM [2,127] or STT-MRAM [128] in
the FPGA circuits. FPGAs have the opportunity to significantly reduce the area,
power and delay with emerging resistive NVMs. We categorize the conventional
FPGA configuration memory technologies into three, i.e. SRAM, 2T1R, 1T2R, as
shown in Figs. 1.7(a), 1.7(c) and 1.7(b), respectively.
1. SRAM.The SRAM-based FPGA storage element to configure the FPGA
function as shown in Fig. 1.7(a) has three key weaknesses. First, SRAM-
based FPGAs have to load the configuration information every time when
powered on, which reduces the effectiveness of the off/on duty-cycling. Sec-
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ond, to keep electric field constant and maintain a high drive current, sup-
ply voltages and threshold voltages have been scaled down in proportion to
MOSFET device dimensions, resulting in an exponential increase in sub-
threshold leakage [20, 21]. Hence the leakage power dissipation of SRAM-
based FPGAs is rapidly becoming a substantial contributor to the total
power dissipation of FPGAs. The last one is the interconnects include SBs,
CBs, and configuration SRAMs account for more than 80% of the total area,
delay and power of the FPGAs [43,44].
To improve the performance and reduce the area of FPGA, the NVM-based
solutions are under focused development. There are two main solutions:
1T2R scheme and 2T1R scheme. However, both solutions have various weak-
nesses that limit their feasibility to be integrated in FPGAs. The detailed
will be discussed in the following.
2. 1T2R.The ‘1T2R’ scheme as shown in Fig. 1.7(b) was reported in [2,3,129–
131] to replace the conventional SRAM cell with the NVM-based storage
element to have the advantages of instant power-on and zero standby power.
Unfortunately, it suffers from high active leakage power and low reliability
issues, which limit their application in FPGAs. The high active leakage pow-
er and low reliability are caused by the insufficient RH . The low reliability
is caused by the low retention of RRAM/PCM cells with a bias voltage of
VDD during operation.
One of the important concerns to integrate the NVM in FPGAs is its re-
tention. The NVM may lose its advantage over other volatile memories if
the states can only be retained a few seconds. For example, retention failure
of PCM occurs when the phase-change material in the amorphous state is
crystallized into the poly-crystalline state. The crystallization process can
be accelerated by chip temperature and/or reading bias voltage [132], also
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named as thermal disturbance and read disturbance, respectively. The bias
voltage on PCM cells will heat up phase change material. The crystalliza-
tion speed of PCM is dependent on the temperature and increases when the
temperature is higher. The elevated temperature due to the bias voltage will
result in fast crystallization and hence poor retention. This is also one of the
reasons to hold the read voltage much lower than SET voltage. Since the
read voltage exponentially reduces the retention time [132], it is better to
bias PCM cells at 0V during FPGA operation which could greatly improve
their retention performance. The read disturbance not only exists in PCM,
but is also one of the major issues in RRAM [133] and STT-MRAM [64],
since the read operation shares the same current path as the write operation.
3. 2T1R. The ‘2T1R’ (or ‘1R’) scheme as shown in Fig. 1.7(c) was suggested
in [129, 134–136] to replace the NMOS switch and SRAM cell to achieve
high speed and density. Although it addresses some of the issues in SRAM
solution, it faces problems such as significant low write reliability and high
write power due to the high leakage current in the sneak paths. For example,
to program RRAM cell RNW between nodes N and W in Fig. 1.8(a), the
potential on N is at Vset or Vreset (where Vset and Vreset are the RRAM
set and reset switching voltages, respectively) and the potential on node
W is the ground. However, if RNW , RSN and RSW are at high, low and
low resistance states, respectively, the majority current goes through RSN
and RSW , resulting extremely large leakage current since the resistance of
RRAM cells in HRS and LRS has two to six orders difference. Therefore,
the current on RNW may be insufficient to switch the selected cell. The
write disturbance may worsen the write reliability. As shown in Fig. 1.8(b),
if RNW , RSN and RSW are at high, low and high states, respectively, the


































Figure 1.8: (a) The high leakage current issue, and (b) the write disturbance issue
in the conventional RRAM based non-volatile SP. The en-dash lines are the paths
to program the RRAM cells, and dash-dot-dot lines are the sneak paths.
RSW may be switched.
Though biasing the unselected device at half (V/2 scheme) or one-third (V/3
scheme) of the programming voltage may reduce the write disturbance, the
leakage current may still severely affect the configuration data integrity [137].
As the equivalent circuit illustrated in Fig. 1.9 when unselected RRAM
cells are at LRS, the sneak path can be regarded as equivalent resistors
paralleled to the cell under programming. For example, if the V/2 scheme is
used, the paralleled resistance between the write voltage Vw and the ground
is about 2(RL + Rp0)/(M − 1). As a result, the majority of the current
goes to the sneak paths, and the parasitic resistance Rp0 may dominate the
total equivalent resistance between Vw and the ground. Increasing Vw to
compensate the drop of the write voltage will make the RRAM suffer from
high breakdown risk because the voltage on Rcell may be excessively high
if most of the unselected cells are at HRS. Moreover, the unselected cells































Figure 1.9: Equivalent circuit of a diode-less crossbar array. Rcell is the RRAM
cell resistance under programming, RL is the resistance of RRAM cells in LRS,
M is the dimension size of the array, Rp0 is the input parasitic resistance from
the switch, metal, etc., Rp1 is the parallelled input parasitic resistance, which is
Rp0/(M − 1) for V/2 or V/3 write scheme and infinite for floating scheme, Vw, Vb0
and Vb1 are the writing voltage, and biasing voltages for the unselected word lines
and bit lines, respectively.
half of the write voltage. The 1D1R or 1T1R structure may help to reduce
the sneak path leakage current. However, the diode and transistor cannot
be embedded in the FPGA routing path. Otherwise, they will increase the
voltage drop and delay. Applying the non-linearity to the RRAM cell or
embedded a non-linear selector in series may help to reduce the sneak patch
current and voltage drop. However, the potential on the “ON” RRAM cell
has to be zero during FPGA operation. Therefore, the “ON” resistance
could be significantly large due to the non-linearity, which conflicts the low




In this dissertation, we propose four schemes to address various limitations in the
conventional nvFF and nvFPGA designs. The detailed of each contribution is
listed in the following.
(1) We propose a new nvFF with two-phase write approach instead of paral-
lel/serial write approach to achieve lower VDD, lower saving/restoring power, and
higher FF operation speed. We also analysis the impact of the MTJ parameters
on the performance of the nvFF.
(2) A localized dedicated NVM array with ‘2-σ’ and quad-phase pipelined
write approaches is proposed to further reduce the saving power and improve
the density as well, which may open a new direction of the zero standby leakage
power dissipation design. In addition, a new reference resistance generator circuit
is proposed to achieve low power and high sense margin.
(3) The ‘2D1R’ storage element is proposed, which works as diode-less
crossbar interconnect during operation, and ‘2D1R’ memory array during con-
figuration. The new FPGA architecture based on the proposed storage element
is also proposed. Compared to the conventional nvFPGA designs, the proposed
scheme significantly improves the write reliability and reduce the write power,
while compared to the SRAM-based FPGAs, it achieves much higher density and
performance.
(4) The PCM-based nvSRAMs are proposed for single-context and multi-
context FPGAs. It greatly simplify the process, and significantly improves the
read reliability with much lower active leakage power by biasing the NVM cells at
0V during the FPGA operation.
Contribution (1) has been published by IEEE Transactions on Nanotech-
nology, the localized NVM array design in Contribution (2) has been submitted
to IEEE Transactions on Circuits and Systems: Regular I, and the reference re-
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sistance generator in Contribution (2) has been accepted by IEEE Transactions
on VLSI Systems, Contribution (3) has been submitted to IEEE Transactions on
VLSI Systems as well, and Contribution (4) has been accepted by IEEE Transac-
tions on Circuits and Systems: Regular I. The list of the publications is provided
in the following.
Publications
1. Kejie Huang, Ning Ning, Yong Lian. Optimization Scheme to Minimize Ref-
erence Resistance Distribution of Spin-transfer-torque MRAM. IEEE Trans-
actions on Very Large Scale Integration (VLSI) Systems, vol.PP, no.99, p-
p.1,1, 0. doi: 10.1109/TVLSI.2013.2260365
2. Kejie Huang, Yajun Ha, Zhao Rong, Akash Kumar, Yong Lian. A Low
Active Leakage and High Reliability Phase Change Memory (PCM) based
Non-volatile FPGA Storage Element. IEEE Transaction on Circuits and
Systems I: Regular Paper. (Accepted)
3. Kejie Huang, Rong Zhao, Ning Ning, Yong Lian. A Low Power Localized
2T1R STT-MRAM Array with Pipelined Quad Phase Saving Scheme for
Zero Sleep Power Systems. IEEE Transaction on Circuits and Systems I:
Regular Paper. (Minor Revision)
4. Kejie Huang, Yong Lian. A Low Power Low VDD Non-volatile Flip-Flop
using STT-MRAM. IEEE Transactions on Nanotechnology, vol.12, no.6, p-
p.1094,1103, Nov. 2013. doi: 10.1109/TNANO.2013.2280338
5. Kejie Huang, Rong Zhao, Wei He, Yong Lian. High Density and High Re-
liability Non-volatile Field Programmable Gate Array (FPGA) with Staked
1D2R RRAM Array. IEEE Transactions on Very Large Scale Integration
(VLSI) Systems. (Submitted)
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6. Kejie Huang, Rong Zhao, Yong Lian. Racetrack Memory based Non-volatile
Storage Element for Multi-context FPGAs. IEEE Transactions on Comput-
ers. (Submitted)
1.6 Thesis Organization
Chapter 1 is the introduction to this thesis. It provides the motivation to integrate
NVMs in CMOS circuits, the background of NVMs and the related works. The
organization of the thesis is also provided. Chapter 2 presents the circuit design
and simulation of the proposed nvLatch for zero standby power systems. The
impact of the parameters are also discussed. Chapter 3 describe an alternative
solution - a dedicated NVM array to retain the states of the registers during
standby. The detailed analysis and impact of the parameters are also provided.
Chapter 4 shows a non-volatile FPGA switch to overcome the low write reliability
of the conventional design. Both SPICE and VPR simulation results are provides.
Chapter 5 provides a new nvSRAM based solution for the single-context and
multi-context FPGAs. Its detailed simulation results are also provided. Finally,
the conclusions are drawn in Chapter 6.
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Chapter 2
Non-volatile Latch/FF for Zero
Standby Power Systems
This chapter is written mainly based on the paper “A Low Power Low VDD
Non-volatile Flip-flop Using STT-MRAM”.
2.1 Introduction
The NVM is an effective solution to retain the states of the registers thus the
whole system can be fully powered off during sleep mode. In particular, it is
only necessary for all the FFs to be non-volatile if the function blocks are clock-
synchronized. Employing nvFF can provide a more efficient use of energy in SOCs
for standby-power-critical and quick-startup applications, especially the battery
powered appliances. The ground bounce or V DD fluctuation issues will not affect
the retention states that saved to NVM cells. The nvFFs could be designed as the
standard cells to maintain the compatibility with digital design flows in order to
reduce the design cycle.
The main operational principle of nvFFs based approach is to store the
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states of FFs into NVMs during standby, and restore them back to FFs when the
system is powered on. Many MRAM based nvFF works have been reported [4–9].
However, the existing works face several issues in various aspects, i.e., updating
MTJs every clock cycle, programming two MTJs in series, source degeneration,
etc. These issues significantly affect the performance of nvFFs and the integration
of MTJs in the deep sub micron CMOS processes.
In this chapter, we propose a novel nvLatch using STT-MRAM technology.
The proposed nvLatch can be used as a stage of master latch or slave latch to
implement the nvFF circuit. Low VDD and low power are achieved by using two-
phase write approach instead of the serial or parallel write approaches, and the
complementary PMOS and NMOS pair in the write path rather than one select
transistor only. The low VDD also helps to reduce the CMOS feature size and thus
increase the latch operation speed. The VDD and saving energy could be further
reduced by decreasing MTJ cell size, resistance-area product (RA), MTJ critical
current. The proposed nvFF achieves 4.78pJ saving energy and the size is only
1.77 times of the conventional CMOS retention FF. The latch and the read/write
circuit are connected by two sense NMOS transistors and one inverter only, thus
the parasitic loading of the latch is greatly reduced. The setup time, propagation
delay time THL and TLH are 37ps, 45ps and 48ps, respectively.
2.2 Proposed nvLatch/nvFF
The write circuitry for the nvFF should be carefully designed to reduce the energy
of the saving operation while keeping high write reliability. Since longer pulse
width results in higher switching possibility [58,91], the write pulse width should
be long enough to achieve sufficient low write bit error rate (BER) at low VDD,
especially when there is no error correction code (ECC) modules. Moreover, the































Figure 2.1: Proposed STT-MRAM based non-volatile latch with two-phase write
approach.
P → AP pulse than AP → P pulse. The conventional nvFFs in which the serial or
parallel write approaches are used, the write pulse width should follow P → AP
pulse. This asymmetrical switching is mainly due to the different spin-transfer
efficiency at the both sides of the oxide barrier. The MTJ switching threshold





where JP→APc0 and J
AP→P
c0 denote the MTJ switching threshold current density for
the P → AP and AP → P operations, respectively.
To reduce the power consumption and increase the operation speed, the s-
tates of MTJs are only updated before sleep mode and restored back to latches/FFs








Figure 2.2: Two-phase write operation control logic to generate S0, S0b, S1 and
S1b.
circuitries are turned off. To maintain data integrity, we prefer complementary
MTJ structure, since the TMR of MTJs is only as low as 100% [64, 139]. To
further reduce VDD, one NMOS and one PMOS are used as the select transistors
rather than one NMOS transistor only, thus the “source degeneration” effect is
eliminated. The latch is used as sense amplifier only and MTJs are moved outside
the latch to reduce the parasitic RC of the latch caused by the read/write circuit.
Another advantage to move the MTJs outside the latch is that the state of the
latch can be used to program the MTJs directly. Otherwise, the input data has to
be used to program the MTJs, thus the retained state may not be correct if the
input data is changing during programming.
Our proposed nvLatch is shown in Fig. 2.1, which includes complete read,
write and normal operation functions. Vx and Vy are the TE of R0 and R1,
respectively. Vd is the BE of R0 and R1 connected together. The four global
control signals S0, S1, S0b and S1b are generated by the write enable signal WE
and the two-phase write control signal S as shown in Fig. 2.2. The parasitic
loading of the latch is minimized, since the connection between the latch and the
read/write circuitry is only two small sensing transistors and one inverter.
The block diagram of the proposed nvLatch/nvFF at the system level is
shown in Fig. 2.3(a). The power management block determines when to power


































Figure 2.3: (a) Block diagram of the system level controller to save the states of
the proposed nvLatches/nvFFs in the MTJs; (b) The four operation modes of the
proposed nvLatches/nvFFs.
MTJs to latches when received “power down” and “wake up” instructions from
the power management block, respectively. As shown in Fig. 2.3(b), the proposed
nvLatches/nvFFs have four modes controlled by the power management block: the
operation mode, the sleep mode, the saving mode and the restoration mode. If
“power down” instruction is sent by the power management block in the operation
mode, the system goes into the saving mode before “Powered down”. If “wake
up” instruction is sent by the power management block in the sleep mode, the
system enters into the restoration mode before “Waken up”. In the sleep mode,
every blocks are powered off.
2.2.1 The State Saving Mode
The state saving mode is to write the state of the latch into the two complementary
MTJs. In this mode, WE is high. Meanwhile, CLK is suggested to be low to
isolate the latch from the input data, and RE is also low to avoid the writing
operation to disturb the state of the latch. The writing operation controlled
by the global signals S0, S1, S0b and S1b has two phases: the first P → AP
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switching and followed by a second AP → P switching. The control signal S is
at low and high states in the first and second phases, respectively. Therefore, in
the first write phase, S0=1, S0b=0, S1=0 and S1b=1 and in the second write
phase, S0=0, S0b=1, S1=1 and S1b=0. For example, to write data 0 (A=0) to
MTJs, the node Vd in Fig. 2.1 is pulled to VDD. Since S is in the low state
initially, the states of the four global control signals are S0=1, S0b=0, S1=0 and
S1b=1, thus Vx=0 and Vy=1. Therefore, only R0 is under P → AP switching since
the potential across R0 and R1 are −V DD and 0, respectively. Once P → AP
switching of R0 is finished, the control signal S is raised to high. In this phase,
Vx=1 and Vy=0 because S0=0, S0b=1, S1=1 and S1b=0. Therefore, only R1
is programmed to P state since the potential on R0 and R1 are 0 and −V DD,
respectively. Similarly, to write data 1 to MTJs, R1 and R0 are programmed to
AP and P states sequentially.
Writing MTJs in two phases could lead to 50% reduction of write driver size
(MP4 and MN8) as compared to the parallel write approach and 30% reduction
of VDD as compared to the serial write approach. This approach enables P → AP
and AP → P pulses to be separately controlled, which is not possible in either
the parallel write approach or the serial write approach due to the simultaneous
MTJs programming nature.
In our proposed design, only the node Vd is determined by the latch state.
The nodes Vx and Vy are controlled by S0, S0b, S1 and S1b globally to save the
area. Once the write operation is finished, the latch may be powered off and all
signals are disabled.
2.2.2 The State Restoration Mode
In the state restoration mode, the data stored in the MTJs is read back to the
latch. In this mode, WE is low to pull Vd to ground and disconnect Vx and Vy
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from VDD or ground by turning off MP2 −MP3 and MN6 −MN7. Once Vd
is pulled to ground, the MTJs could be sensed by RE, thus the control signals
of the read operation are simplified. Meanwhile, CLK is still low to isolate the
latch from input data. To sense the data from MTJs, RE is set to high first to
equalize the voltage on nodes A and B, and set the sensing voltages on Vx and Vy.
The NMOS transistor pair MN4 and MN5 is used to reduce the sensing voltage
on Vx and Vy by Vth. Therefore, the voltages on nodes Vx and Vy are clamped to
V DD−Vth, and the initial sensing current on two MTJs are (V DD−Vth)/RP and
(V DD − Vth)/RAP , respectively. Hence, RP side has faster discharge speed than
RAP side. When it is stable, there is a voltage difference between nodes A and
B. For example, if R0=RP and R1=RAP , node A will be discharged much lower
than node B. Once read operation is finished, RE is set back to low to disconnect
the MTJs from the latch and amplify the voltage difference on nodes A and B by
the latch. Minimizing the pulse width of RE could reduce the static current flows
through the MTJs.
2.2.3 The Normal Latch Mode
In the normal latch mode, both WE and RE are low to disable the write and
read operations, respectively. The read/write circuitry is disconnected from the
latch by turning off the two NMOS sense transistors MN4 and MN5. Thus, the
parasitic loading from the read/write circuitry is small. The design works as a
conventional 6T SRAM - data is written into the latch through MN2 and MN3,
and stored at the outputs of the two inverters.
2.2.4 Non-volatile Flip-flop
The proposed nvLatch can be used as either a master latch or a slave latch in



















































































































Figure 2.4: Proposed STT-MRAM based nvFFs. (a) The nvLatch is used as a
master latch in the nvFF; (b) The nvLatch is used as a slave latch in the nvFF.
connected to the input of the slave latch. If the nvLatch is used as a slave latch,
the input ports D and Db are connected to the output of another master latch.
Figs. 2.4(a) and 2.4(b) show the configurations where the nvLatch is used as the
master latch and slave latch in the nvFF, respectively. The saving and restoration
operations are the same as the nvLatch discussed above.
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Table 2.1: Description of the 90nm embedded MTJs and 45nm CMOS process.
Device parameters value
CMOS Cadence 45nm generic PDK
VDD 1V
MTJ Size 90nm× 90nm± 5%
TMR 100%
Resistance-area (RA) product 25.4Ω·µm2
Thermal Stability (∆) 65
P to AP intrinsic switching current
density (JP→APC0 )
2.38MA/cm2 ± 5%
AP to P intrinsic switching current
density (JAP→PC0 )
1.47MA/cm2 ± 5%




Parallel (IAP→P ∗V DD ∗TAP→P + IP→AP ∗V DD ∗TP→AP + Ip ∗
V DD ∗ |TAP→P − TP→AP |
Serial Is1 ∗ V DD ∗ Ts1 + Is2 ∗ V DD ∗ Ts2
Two-phase IAP→P ∗ V DD ∗ TAP→P + IP→AP ∗ V DD ∗ TP→AP
2.3 Simulation Results
In this section, we firstly evaluate the impact of VDD on the performance of the
nvFFs. After that, we evaluate the performance of our proposed nvFF compared
to the other reported nvFFs. Finally, we further evaluate impact of the MTJ
parameters on the three different write approaches. Table 2.1 tabulates the default
design parameters used in the simulation.
The MTJ model in [88, 89] is used in this chapter for the simulation. The
detailed description of the model has been provided in Section 1.2.1. In all of the
simulations below, the write circuits have been optimized to minimize the write
energy for each approaches to achieve close speed performance. For example,
in the parallel write approach, if AP → P switching occurs before P → AP
switching, IAP→P could be reduced to make both switching equal. Otherwise, the
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lower resistance after switching increases the total write energy. In the serial write
approach, if AP → P switching occurs before P → AP switching, the current
goes through two MTJs is increased, so that the VDD could be reduced to achieve
similar P → AP switching speed as the parallel and two-phase write approaches.
On the other hand, if AP → P switching occurs after the P → AP , the VDD
should be high enough to make both switching succeed. The details of the three
write approaches are summarized in Table 2.2, where Ip is the excessive current
when one MTJ cell is switched faster than the other one in the parallel write
approach; Is1 and Is2 are the first and second cells switching current in the serial
write approach; and Ts1 and Ts2 are the first and second cells switch speed in the
serial write approach. Therefore, if the two MTJ cells are switched simultaneously,
the Ip ∗ V DD ∗ |TAP→P − TP→AP | part in the parallel write energy equation in
Table 2.2 could be eliminated.
2.3.1 Analysis the impact of VDD
We firstly evaluate the impact of the supply voltage on the nvFF saving speed




. The γ is set to 0.5 and 1 in this simulation. It can be observed from
Fig. 2.5 that the two-phase write approach is much faster than the serial write
approach, but slightly slower than the parallel write approach. To achieve 1V
or lower VDD when γ=0.5, the parallel and two-phase write approaches could
finish the saving operation in less than 30ns. However, to achieve similar speed
performance, the VDD of the serial write approach has to be higher than 1.6V .
Fig. 2.6 shows the required energy to store the nvFF state into the MTJs
among three write approaches. To achieve the same saving speed, i.e., 30ns,
the two-phase write approach requires much lower energy than the other two, no
matter γ is 0.5 or 1. Increasing the saving speed may require higher VDD. On the
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Figure 2.5: The supply voltage vs. the nvFF saving speed among three write
approaches.
other hand, reducing the saving speed increases the saving energy.
2.3.2 The performance of the proposed nvFF
As discussed in Section 2.3.1, the VDD of the nvFF is set to 1V , and the saving
speed is set to around 30ns. Fig. 2.7 shows the simulation results of the proposed
nvFF in Fig. 2.4(a). The results show the example of one write operation, two read
operations, and two normal FF operations. Initially, R0 is at AP state, and R1 is
at P state. The output Q of the nvFF is updated to 1 and 0 by the first read and
normal FF operations, respectively. The followed write operation synchronizes
the states of R0 and R1 to RP and RAP , respectively. Though the second FF
operation updates Q to 1 again, the second read operation synchronizes states of
the two MTJs and Q, ignoring the input data D. The clock “CLK” should always
be 0 to avoid any disturbance from the input data during saving and restoration
operations.
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Figure 2.6: The nvFF saving speed vs. saving energy among three write approach-
es.








Table 2.3 summarizes the performance of our proposed nvFF in Fig. 2.4(a).
The nvFF provides 91µA AP → P current (IAP→P ) and 151µA P → AP current
(IP→AP ) in the two write phases, respectively, which finish the two write phases
in 25ns and 12.5ns, respectively. By finely controlling the pulse width, the write
energy could be greatly reduced. The simulation results show that the states of the
latch are restored 100ps after RE is enabled, and the restoration power is 2.2µW .
The restoration energy of our proposed nvFF is escalated with the restoration
pulse RE. Therefore, the restoration pulse RE should be minimized to reduce the
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Figure 2.7: The simulation results of the proposed nvFF. It has two read operations
(restoration), one write operation (saving) and two normal FF operations.
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Figure 2.8: The corner simulation results among the proposed nvFF and the
conventional nvFFs. Min corner: MTJ size -5%, Jc0 -5%, transistor width +5%;
Max corner: MTJ size -5%, Jc0 -5%, transistor width +5%. A: [4]; B: [5]; C: [6];
D: [7]; E: [8].
restoration energy.
The nvFF is designed at its worst corner to ensure the states could be
successfully saved to MTJs in all corners. The worst corner here is defined as
smallest write current, i.e., highest MTJ resistance and smallest transistor width,
and highest Jc0. In this simulation, only MTJ size, transistor width and Jc0 are
considered, and all these variables are set to ±5% variation from its typical value.
The other corners have higher writing current than its worst corner. Therefore,
the write reliability can be guaranteed. Compared to the conventional nvFFs, our
proposed nvFF could save more than 38% power in all corners as shown in Fig.
2.8. In this simulation, the same switching periods are set for all corners.
Table 2.4 provides the comparison among different nvFFs and the CMOS
retention FF. The saving power of [9] is estimated based on 200MHz, 2.5V and
1mA write energy, allowing the cell to be successfully programmed. Other MTJs
are using the same MTJ model as the proposed one. Compared to the reported
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Table 2.4: The performance comparison among the proposed nvFF, conventional
nvFFs and the CMOS retention FF during saving operation.
Structures Required VDD Saving Energy Saving Speed tBEP
Porposed 1V 4.78pJ 35.7ns 0.956ms
CMOS FF 1V 3fJ 0.1ns 0.6us
[4] 2.4V 10.5pJ 32.7ns 2.1ms
[9] 2.5V 12.5pJ 5ns 2.5ms
[5] 1.7V 8.43pJ 36ns 1.69ms
[6] 1.6V 7.71pJ 30ns 1.54ms
[7] 1.6V 7.71pJ 30ns 1.54ms
[8] 1.8V 12.7pJ 25ns 2.54ms
nvFFs, our proposed nvFF has the smallest saving energy, which is only 4.78pJ .
The restoration speed and energy are ignored in the comparison since they are
much smaller than the saving speed and energy of the nvFFs. The required VDD
of our proposed nvFF is only 1V and the energy of the saving operation has been
reduced by more than 30% compared to the other nvFF structures. The saving
time is slightly longer since it has to sequentially program the two MTJs. However,
the BEP [140] is a more important value than the saving speed, which represents
the time when the nvFFs have the sleep energy reduction to store the states into





where PFF is the leakage power of the flip-flop; Eretain and Erestore are the ener-
gy of the saving and restoration operations, respectively. The leakage power of
the proposed nvFF without leakage power reduction techniques is 5nW at room
temperature based on the simulation result, hence tBEP of our proposed nvFF is
around 1ms. Therefore, the saving and restoration time as shown in Table 2.3
is much smaller than tBEP . The smaller tBEP allows the system to be powered
on/off more frequently. Reducing tBEP relies on the energy reduction of the saving
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Figure 2.9: Sleep energy comparison among different nvFFs and conventional
CMOS FFs. A: [4]; B: [5]; C: [6]; D: [7]; E: [8]; F: [9].
and restoration operations, especially the saving operation, which is determined
by the STT-MRAM technology. For example, reducing the write pulse width or
current.
Fig. 2.9 shows the sleep energy comparison among different states retention
technologies. The sleep of the conventional CMOS retention FF is proportional
to the time. Even with the power reduction technique, the total sleep energy will
exceed the nvFF technologies after a long standby time. The leakage power of the
CMOS retention FF with sleep transistor off is 60pW at room temperature from
the simulation. Thus as shown in Fig. 2.9, when the sleep time is longer than
80ms, our nvFF has the advantage of the energy reduction compared to the CMOS
retention FF. When the sleep time is 1s, the energy reduction is around 92%. In
the system, the sleep energy reduction is much larger since most of the FFs and
all of the combinational do not need to retain their states [37,141]. This principle
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Table 2.5: The performance comparison among the proposed nvFF, conventional
nvFFs and the CMOS retention FF during normal operation.
Structures Propagation de-
lay(L→H /H→L)
Setup time FF state update
energy
Porposed 45ps/48ps 37ps 5fJ
CMOS FF 33ps/32ps 47ps 2.4fJ
[4] 63ps/68ps 30ns 10.5pJ
[9] 57ps/84ps 79ps 100fJ
[5] 63ps/94ps 67ps 46fJ
[6] 77ps/72ps 77ps 20fJ
[7] 81ps/95ps 74ps 24fJ
[8] 0ps/447ps 25ns 12.7pJ
also applies to tBEP . For example, if the leakage power of the retention registers
only occupy 10% of total system standby power, then tBEP of our proposed nvFF
is only 95.6µs.
The performance comparison among the proposed nvFF, conventional n-
vFFs and the CMOS retention FF during the normal operation in listed in Table
2.5. The setup time of [4] and [8] are the minimum time period to successfully
program the MTJ cells, and the propagation delay is the sense time of the MTJs.
As shown in Table 2.5, the setup time, rising and falling propagation delays (CLK-
to-Q) of our proposed nvFF are 37ps, 45ps and 48ps, respectively, which is much
better than the other nvFFs. The energy to update the state of our nvFF is only
5fJ , reducing more than 70% from the conventional nvFFs. The higher energy
during normal FF operation compared to the conventional CMOS retention FF is
due to the SRAM style latch is used in our nvFF. The small propagation delay and
state updating energy are achieved by the low VDD and small parasitic loading
on the latch.
The 1.77 normalized area is also much smaller than the reported nvFFs as
shown in Table 2.6. The normalized area is estimated by
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Table 2.6: The estimated area comparison among the proposed nvFF, conventional
nvFFs and the CMOS retention FF during normal operation.
Structures Total transistors Write transistors Estimated FF Size
Porposed 37 6 1.77
CMOS FF 31 0 1
[4] 44 4 10.4
[9] 36 4 9.68
[5] 29 9 5.22
[6] 38 4 4.13
[7] 41 4 4.38
[8] 42 12 6.9
AREA =
(M −N + α ∗N) ∗ V DD2
T
(2.3)
where M and N are the number of the total transistors in the nvFF and the
transistors in the write path, respectively; T is the number of the transistors of
the CMOS retention FF, and α is the magnified ratio of the transistor size in the
write path, which is around 4 from the simulation. It is a conservative estimation
since the scaling speed of the transistor feature size is much faster than that of
VDD [17,142].
2.3.3 Analysis the impact of MTJ parameters
We further evaluate the impact of MTJ parameters on the minimum VDD re-
quirement and saving energy of the nvFFs.
The VDD requirement of the three write approaches are evaluated with
different MTJ parameters as shown in Fig. 2.10. Three common features can
be summarized from Fig. 2.10: (1) under the same conditions, the parallel/two-
phase write approaches reduce more than 30% VDD requirement compared to
the serial write approach; (2) reducing VDD requires smaller JP→APc0 , MTJ size,
TMR, RA, γ and Delta; (3) high speed requires high VDD, and the gap between
46
 S e r i a l ,  1 2 . 5 n s S e r i a l ,  1 n s P a r a l l e l / t w o - p h a s e ,  1 2 . 5 n s P a r a l l e l / t w o - p h a s e ,  1 n s  










J P −>A Pc 0  ( M A / c m 2 )
(a)
 P a r a l l e l / t w o - p h a s e ,  1 2 . 5 n s P a r a l l e l / t w o - p h a s e ,  1 n s S e r i a l ,  1 2 . 5 n s S e r i a l ,  1 n s












S i z e  ( n m )
(b)











T M R  ( % )
 P a r a l l e l / t w o - p h a s e ,  1 2 . 5 n s P a r a l l e l / t w o - p h a s e ,  1 n s S e r i a l ,  1 2 . 5 n s S e r i a l ,  1 n s
(c)













R A  ( Α∗µm 2 )
 P a r a l l e l / t w o - p h a s e ,  1 M A / c m 2
 P a r a l l e l / t w o - p h a s e ,  2 M A / c m 2
 P a r a l l e l / t w o - p h a s e ,  3 M A / c m 2
 P a r a l l e l / t w o - p h a s e ,  4 M A / c m 2
 S e r i a l ,  2 M A / c m 2
(d)











 S e r i a l ,  2 M A / c m 2
 P a r a l l e l ,  1 M A / c m 2
 P a r a l l e l ,  2 M A / c m 2
 P a r a l l e l ,  3 M A / c m 2
(e)
6 0 6 5 7 0 7 5 8 0 8 5 9 0 9 5 1 0 0
0 . 7 5
1 . 0 0
1 . 2 5
1 . 5 0







 S e r i a l ,  γ=0.5 S e r i a l ,  γ=1 P a r a l l e l ,  γ=0.5 P a r a l l e l ,  γ=1
(f)
Figure 2.10: The supply voltage requirement of the three write approaches vs.
(a) JP→APc0 , (b) size of the MTJ cells, (c) TMR, (d) RA, (e) γ, and (f) thermal
stability ∆.
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different switching speeds is almost constant. Moreover, the VDD requirement is
proportional to the JP→APc0 , TMR (except low TMR of the serial write approach),
RA, ∆ and square of the MTJ size. The VDD is determined by RP and RAP
at low TMR and high TMR, respectively. Figs. 2.10(a) and 2.10(d) illustrate
the relationship among JP→APc0 , RA and VDD of the serial and parallel/two-phase
write approaches. The JP→APc0 and RA should be appropriately chosen in order
to achieve targeted VDD of the system. Fig. 2.10(e) shows the required VDD
of the serial and parallel/two-phase write approaches versus γ. With the same
JP→APc0 , the required VDD of the two-phase write approach is proportional to γ
when γ is larger than 0.6. On the other hand, the required VDD is constant when
γ is smaller than 0.6. This phenomenon is due to the required write voltages
for P → AP and AP → P switching dominate the regions of γ>0.6 and γ<0.6,
respectively. The serial write approach has a similar phenomenon, but much higher
VDD at the same JP→APc0 . As shown in Fig. 2.10(f), the effect of the ∆ is much
smaller than the other parameters. It also shows that the VDD requirement of
the serial write approach when γ=0.5 almost overlaps the VDD requirement of the
two-phase write approach when γ=1. This phenomenon also can be observed from
Fig. 2.10(e) that the serial write approach when γ=0.5 and the parallel/two-phase
write approaches when γ=1 require almost the same VDD level.
Fig. 2.11 shows the simulation results of the required nvFF saving energy
for the three write approaches with different MTJ parameters. It can be observed
from Fig. 2.11 that two-phase write approach requires the lowest energy in all
conditions. Moreover, the fast precessional switching requires much less switching
energy than the thermal activated switching. Figs. 2.11(a) and 2.11(b) show
that the high JP→APc0 and MTJ cell size exponentially increase the saving energy.
In other words, the low JP→APc0 and the MTJ cell size are important to achieve
low nvFF saving energy. As shown in Fig. 2.11(c), the effect of TMR on the
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Figure 2.11: The required nvFF saving energy for the three write write approaches
vs. (a) JP→APc0 , (b) size of the MTJ cells, (c) TMR, (d) RA, (e) γ, and (f) thermal
stability ∆.
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nvFF saving energy is much smaller than JP→APc0 and the MTJ cell size. The
nvFF saving energy of the two-phase write approach achieves its minimum at
TMR=150% and increases when TMR>150%. In contrast, the saving energy of
the serial write approach reaches its peak at TMR=150% and decreases when
TMR>150%. The saving energy of the serial write approach will increase when
dominated by AP → P switching. The energy of the parallel write approach gets
higher than the serial write approach when TMR>190%. It can be seen from Fig.
2.11(d), RA and the write energy have an approximate positive linear function.
The energy required by the parallel write approach may be higher than the serial
write approach at low RA level is because the parasitic resistance is much higher
than the MTJ resistance. Fig. 2.11(e) illustrates the write energy of the three
write approaches with different γ and JP→APc0 . The parallel and two-phase write
approaches have the same energy when the switching pulses of P → AP and
AP → P are the same. Except this point, the two-phase write approach has lower
write energy than the parallel write approach, since the energy of the two-phase
write approach is proportional to TP→AP + TAP→P and the energy of the parallel
write approach is determined by the max(TP→AP , TAP→P ). The write energy of the
serial write approach gets smaller than the parallel write approach when γ>0.8,
which is because IP→AP is close to IAP→P when γ is close to 1. As can be seen
from Fig. 2.11(f), the write energy affected by the ∆ is much smaller than the
other parameters. When γ=0.615, high ∆ helps to reduce the saving energy of
the two-phase write approach.
In summary, the lower VDD and saving energy could be achieved by reduc-
ing the cell size, RA, JP→APc0 or γ. Reducing γ may decrease the current sensing
margin if voltage sense amplifier is used. If current sense amplifier is used and keep
(1+TMR)∗γ>1, the voltage sensing margin may not be affected. Reducing TMR
or ∆ to achieve low VDD conflicts the MTJ design targets, since high TMR and
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∆ are required for high read reliability [143] and long-term data retention [144],
respectively.
2.4 Summary
A low power low VDD nvLatch has been proposed based on STT-MRAM tech-
nology to achieve zero sleep power consumption. The low VDD, which is able to
scale down to 1V and below, is achieved by two-phase write approach and com-
plementary write drivers. The two-phase write and low VDD greatly reduce the
saving power to only 4.78pJ , which has more than 38% reduction compared to the
conventional nvFF topologies, and allows the system to be powered off when the
sleep time is longer than 1ms. The area of the proposed nvFF is only 1.77 times of
the conventional retention CMOS FF, which is only half of the smallest nvFF size
among the reported works. The VDD and saving energy could be further reduced
by decreasing the MTJ cell size, RA, JP→APc0 or γ.
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Chapter 3
Localized Array for Zero Sleep
Power Systems
This chapter is written mainly based on the papers “A Low Power Localized 2T1R
STT-MRAM Array with Pipelined Quad Phase Saving Scheme for Zero Sleep
Power Systems” and “Optimization Scheme to Minimize Reference Resistance
Distribution of Spin-transfer-torque MRAM”.
3.1 Introduction
The use of nvFFs to retain the states of the register during power-off was proposed
in [6, 9, 11, 145] to eliminate the standby power in Fig. 3.1(a), thus achieve zero
power dissipation, as shown in Fig. 3.1(b). However, they have high peak power
when saving states before powering off. Moreover, they may face issues of reliabil-
ity and significant extra area, since PCM and RRAM may require high program
voltage [114–117], and STT-MRAM may suffer from high read error rate due to its
low TMR ratio [64,139]. A possible solution to address the die area and reliability








































Figure 3.1: Power consumption of (a) CMOS retention registers based approach-
es, (b) nvFF based approaches, and (c) proposed dedicated NVM array based
approach.
53
of the registers during sleep. However, it requires a processor to support the com-
plicated algorithm for the bus arbitration process, as transferring the information
of registers may share the system/data bus and compete the priority with other
processes. Moreover, the power to shift data in a long scan chain may dominate
the total sleep power. Therefore, the sleep cost may limit the sleep possibility.
This chapter proposes a new direction of the zero standby leakage power
dissipation design by storing the states of the registers in a localized NVM array
through scan chains. As shown in Fig. 3.1(c), a dedicated local memory block
to store the states of the registers may significantly reduce the time and energy
for the data transfer than the computer data storage, allowing the system to be
powered on/off more frequently. It also converts the high peak power of the nvFF
approach to the low power level with longer saving time. The read-before-write
and 2σ saving approaches significantly reduce the power consumption of the saving
operation. The simulation results show that the whole system only consumes the
saving and restoring power, which are less than 1.1pJ per bit in total. The BEP,
which is defined by the time when the reduced sleep energy equals to the energy
required to save and restore the system (the area of A in Fig. 3.1(c) equals to the
sum of the area B and C), can be used to evaluate power-off possibilities. Our
result shows that the break even point is 22µs when the leakage power of retention
registers is 10% of the total leakage power. In other words, it could boost power
consumption reduction when sleep time is longer than 22µs.
3.2 Proposed Scheme
Conventional nvFFs are designed to fully replace the information stored in the
NVM cells when powering off. In conventional nvFF based schemes, NVM cells
are randomly distributed in the whole very large scale integrated (VLSI) system
as shown in Fig. 3.2(a). We propose a localized dedicated NVM array instead
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of nvFFs to only store the states of registers during sleep, as illustrated in Fig.
3.2(b). Hence, more techniques (i.e., read-before-write, verify-after-write, ECC,
etc.) can be applied to the write operation to improve the reliability and reduce the
power consumption. Moreover, write drivers, sense amplifiers and other control
blocks could be shared among different NVM cells, which greatly reduces the area
overhead. The interface routings between memory array and digital block could be
placed above memory array to reduce the area overhead. The estimated routing
area overhead per one bit data is
Arouting =
(W +D)(Ld − Lm)G
2k
(3.1)
where W is the width of the routing metal, D is the space between two routing
metals, G is the total number of the registers required to retain their states, k is the
number of scan chains, Ld and Lm are the lengths of the digital block and memory
block, respectively. Therefore, small Ld − Lm helps reduce the area overhead of
the routing.
(a) (b)
Figure 3.2: (a) MTJ cells are distributed randomly in conventional nvFF schemes;





















Figure 3.3: (a) Top diagram of the scan based approach to save the states of the
registers in the local dedicated NVM array; (b) The four modes of our proposed
low power system.
3.2.1 Circuit Architecture
The top level diagram of the proposed scheme is shown in Fig. 3.3(a). ACTIV E
and SLEEP are two control signals that determine whether to power on or off
the system, respectively. As shown in Fig. 3.3(b), the system has four modes:
the restoring mode, the saving mode, the operation mode and the sleep mode.
The restoring mode is triggered by asserting ACTIV E signal. Both digital and
memory blocks are powered on, and the states of registers stored in the local
memory array are loaded to the digital block. The saving mode is triggered by
asserting SLEEP signal. The memory block is powered on, and the states of the
registers are saved to the memory array.
The detailed system architecture shown in Fig. 3.4 is proposed to write
states of the registers to the localized memory array through the scan chain. Since
NVM array retains information during sleep, the system could be fully powered
off to achieve zero sleep power consumption. Data are written to the dedicated
memory array in parallel. k bits parallel bus writing scheme requires k scan chains






































Bit LineLSI Digital Block Memory Array
Scan_clk
Data Path
Figure 3.4: Proposed architecture with the localized non-volatile memory array.
Left side of the diagram is the LSI block. Right side of the diagram is the NVM
array with the memory controller.
may be inserted to equalize each scan chain. The NVM array with the controller is
powered on only during the transition periods (saving mode and restoring mode).
The sequence of the states to be written in the memory is following first-in-first-
out (FIFO) rule. The scan chains are shared for both testing and save/restore
purposes, hence no additional area is required in the digital block. The memory
array and digital block are suggested to be placed in vicinity to reduce the parasitic
capacitance in their interface.
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3.2.2 Minimum Sleep Time
The system has to fully write all states to the memory before powering off or fully
restore the states to the registers after powering on. Therefore, the system has the
minimum sleep time requirement which should be longer than the total time of
saving and restoring operations. The total time of saving and restoring operations
is
tretain,total = (tsave + trestore)G/k (3.2)
where tsave and trestore are the equivalent single bit saving and restoring time,
respectively. The restoring operation is reading the data from NVM array back
to the registers through the same scan chains. The restoring speed is mainly
determined by the sensing scheme, clock speed and the length of the scan chain.
The sleep energy cost includes saving energy and restoring energy which
are Esave and Erestore, respectively. Therefore, to take the advantage of the sleep





where PFF,leakage is the leakage power of a single scan register in the digital system,
and η is the ratio between the power consumption of the selected registers and
the total system power consumption of the system. The minimum sleep time
requirement should meet the following condition
tsleep,min = tretain,total + tBEP (3.4)
Therefore, both saving/restoring time and BEP time are important to allow
the system to be powered off frequently. The number of scan chains k can be
adjusted to allow more registers in the digital system to be simultaneously saved
to the memory array. Thus the time required by saving and restoring operations
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can be less than tBEP . Large k helps to reduce the saving and restoring time.
Moreover, large k also helps to reduce the energy consumed by shifting the scan





where EFF,switch and EFF,noswitch are the energy of a single scan FF with data
switched and without data switched, respectively. The switch possibility of the
scan FF is set to 50%. As can be seen from (3.5), the energy consumed by the scan
chain to shift one bit is proportional to the length of the scan chain (G
k
). Therefore,
minimizing the length of the scan chain could help to reduce the saving/restoring
energy and minimize sleep time. However, there is a tradeoff between the power
consumption and area overhead of the localized memory array.
3.3 Localized STT-MRAM Array Design
Since the states of the digital block need to be written into the memory array
before powering off and read back from memory array after powering on, smal-
l saving/restoring power and fast saving/restoring speed allow the system to be
powered on/off frequently. Therefore, the design principles of the localized NVM
array in such applications are low energy and high speed of saving and restoring
operations. The design of NVM array is based on STT-MRAM, which can switch
the phases between the anti-parallel (high resistance RAP ) and parallel (low re-
sistance RP ) states. The STT-MRAM is one of the promising resistance-change


















































Figure 3.5: (a) The access device in conventional write schemes significantly limit
the write current passing through the MTJ. (b) Proposed dual-step-write scheme
to achieve low VDD.
3.3.1 Dual-Step-Write for Low VDD
The “source degeneration” issue caused by the access transistor in the conventional
1T1R scheme, as shown in Fig. 3.5(a), significantly limits the current that can
pass through. The Vgs of the access transistor is reduced from V DD to V DD −
IW × RMTJ , where IW and RMTJ are the MTJ switching current and resistance,
respectively. Therefore, it requires a much higher VDD to provide sufficient write
current. From the simulation, the V DD of the 1T1R scheme has to be 60%
higher than that of the scheme without access transistor. As a result, the scaling
is limited and the power consumption is high.
We propose a complementary access transistor pair as shown in Fig. 3.5(b).
The PMOS and NMOS are turned on when switching from AP state to P state
and P state to AP state, respectively. Therefore, there is no Vth drop in the write
paths, thus the “source degeneration” issue is addressed. Moreover, the stacked
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transistor in the source line is also removed to help reduce VDD.
Furthermore, we propose a dual-step-write scheme to achieve parallel writ-
ing with minimum hardware overhead. For example, cell1 and cell2 in Fig. 3.5(b)
are under P to AP switching and AP to P switching, respectively. Therefore, the
current directions go through cell1 and cell2 are from SL to BL and from BL to
SL, respectively. Hence, PMOS in cell1 and NMOS in cell2 are turned on. As a re-
sult, the single state WL is not possible to satisfy the requirement of our proposed
scheme. We propose a dual-step-write scheme to allow the data to be written into
memory cells in parallel. As shown in Fig. 3.5(b), the dual-step-write is achieved
by shifting the address at the half of the WE pulse. NMOS is turned on in the
first write step, and PMOS is turned on in the second write step, and vice versa.
To switch cell1 from AP state to P state, both W0b[0] and W1[0] are low. When
WLn is high, there is no current goes through cell1 since both BL and SL are at
the ground. When WL is high, the write current IAP→P is from SL to BL. It is
similar to program cell2. There is a write current IP→AP from BL to SL in the
first write step, and no write current in the second write step.
3.3.2 Read-before-Write for Low Power
Read-before-write scheme (a read cycle is used to sense the data stored in the
memory array before a write cycle) is used to reduce the write time and power
consumption [146]. The time and power to write one bit data with the read-before-
write scheme is
trbw = tread + tw ∗ S (3.5)


































Figure 3.6: The sensing and comparing block diagram for the read-before-write
scheme.
where tr and tw are the time to read and write one bit data, respectively. Pread
and Pw are the power to read and write one bit data, respectively. S is the write
possibility. It needs longer saving time, but reduces the saving power significantly.
Pread may be ignored since it is much smaller than Pw. Theoretically, the saving
energy could be reduced by around 50% if the probability (S) of the randomized
data in the registers being different from those in the NVM array, is about 50%.
In practice, more registers may have the same states between two adjacent sleep
periods (sleep - power on - sleep), especially when the “on” period is short. There-
fore, most of the memory cells only require read operations with dedicated NVM
arrays, thus the retention power could be further reduced.
The sensing and comparing scheme is illustrated in Fig. 3.6. The sensing
is carried out in the first half clock cycle controlled by the read enable signal RE.
The sensed data are compared with the input data, their results are latched in
the second half clock cycle controlled by four-phase clock C. The reference circuit
used for sensing may use the scheme reported in [66] to reduce the resistance
distribution with low sensing power. It will be discussed in Section 3.3.5.
The read-before-write has the advantage of lower saving power, but it also
has the disadvantage of longer saving time. To address the disadvantage of the
additional read time required by the read-before-write scheme, we propose a read-
when-write scheme, which will be discussed in the following section.
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Table 3.1: Example of pipelined quad-phase saving scheme. Row clock is used in
the table.
Clock c0 c1 c2 c3
0.5 read 0 0 0
1 w0 read 0 0
1.5 w1 w0 read 0
2 0 w1 w0 read
2.5 read 0 w1 w0
3.3.3 Pipelined Quad-Phase Write Scheme for High Speed
We further propose a pipelined quad-phase write scheme to maximize the write
speed. The read-before-write and dual-step-write approaches require at least one
cycle for reading and two cycles for writing, thus the time for changing a bit is
increased by three times. As shown in Table 3.1, our proposed pipelined quad-
phase write scheme has one channel in the read phase, two channels in the write
phases (write 0 phase and write 1 phase), and one idle channel. The four channels
pipelinedly shift their phases, and each channel has one phase delay. Each channel
has k scan chains.
The advantages of our proposed pipelined quad-phase write scheme are:
compared to the one channel writing scheme, it not only improves the speed by
more than three times, but also reduces the scan chain length by four times ( G
4k
),
thus less power will be consumed in the scan chains; compared to the four-channel
parallel writing scheme, our proposed scheme reduces the peak power by around
two times, and also reduces the hardware cost, i.e., ECC block, read/write control
logic, which can be shared for all four channels.
The detailed control diagram of our proposed pipelined quad-phase write
scheme is shown in Fig. 3.7. The four parallel channels from scan chains are
converted to one series channel as the input of ECC and control blocks. Each


















































Figure 3.7: Proposed pipelined quad-phase control block diagram.
Scan chains are clocked by Scan clk and their shifting speed is reduced by four
times. The ECC block and the comparison block operate four times faster than
scan chains. The comparison block has the following functions to generate write
0 and write 1 pulses,
D0 = DM&Din (3.7)
D1 = DM&Din (3.8)
whereDM is the data sensed from the dedicated memory array, Din is the encoded
data from ECC, DM and Din are the inverse of DM and Din, respective. D0
and D1 are the write 0 and write 1 enable signals, respectively. The write enable
signals W0 and W1 are latched by four-phase clocks C {p0, p1, p2, p3}, which are
generated from the four-phase control block (CTRL). The four-phase control block
also generates four-phase read enable signals.
The array block diagram is shown in Fig. 3.8. There are 4 WLs and 1 BL
pass through one MTJ cell. Since 1 PMOS and 1 NMOS are used as the access
devices, the area is larger than 16F 2 (i.e., 6T SRAM is 140F 2 [1], thus the area of


































































Figure 3.8: The array diagram of our proposed quad-phase writing approach.
larger than a minimum width transistor to pass through enough write current). In
case the routing area is much larger than the access device (i.e., diodes are used),
an alternative solution is that each channel has its dedicated row address. As a
result, there are only 2 WLs and 1 BL pass through the access device.
As shown in Fig. 3.8, a shift latch scheme is used to generate the row
address. The quad-phase write scheme also reduces the length of the row address
by four times, thus reducing the power consumption of the row address by four
times. The first two latches are set to 1 and all others are reset to 0 initially. A






















Figure 3.9: Block diagrams of our proposed pipelined scheme in the (a) ith, (b)
(i + 1)th, (c) (i + 2)th and (d) (i + 3)th system clocks. Each time two rows are
active simultaneously. The active row addresses are highlighted in the figures.
of the saving or restoring operations. The clock to shift row address is divided
by two from the system clock. Each time two adjacent row addresses are enabled
simultaneously. As shown in Fig. 3.8, one address enables two channels, thus four
channels are enabled simultaneously. For example, at 1.5 row clock cycle in Table
3.1, c0 and c2 are performing read and w1 operations, respectively, while c1 and
c3 are performing w0 and idle operations, respectively.
Fig. 3.9 shows the example of the addressing of our proposed scheme. Each



























Figure 3.10: Distribution of characteristic currents in STT-MRAM array [10].
address is enabled in one whole row clock cycle. Therefore, two row addresses
are enabled simultaneously. The quad phases are shifted every clock cycle. For
example, the memory cells in address (Row i+1, c2) are under read, w0, w1 and
Null phases at ith to (i+ 3)th clock cycle, respectively.
3.3.4 2σ Write Scheme for Low Power
The non-uniformity of the material properties and the process imperfections, such
as doping density variations and critical dimension variations, translate into cell-
to-cell variation of the TMR, ∆, resistance, Ic0, and other cell parameters. Memory
cell design should accommodate variations of both the MTJ and the accompanying
circuit while maintaining the performance requirements. This implies additional
constraints on the average MTJ parameters. Fig. 3.10 sketches distributions of
the read and write currents in a typical STT-MRAM memory array. The write
current should be high enough to achieve low write error rate.
We propose a modified verified-after-write scheme to achieve low saving
power. It consists of two “read and write” operations. The first write operation
uses reduced write current instead of 6σ write current. From the simulation, 2σ
is the best choice. Here 2σ and 6σ mean 2σ and 6σ away from the mean of the
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intrinsic switching current, respective. The detailed discussion will be provided
later. After that, a read operation is performed to sense the state of the selected
MTJ cell in order to determine if the preceding write is successful. The second
write operation is only active when necessary. The write power of our proposed
scheme is
Pw = Pw1 ∗ A+ Pread + Pw2 ∗ (1− A) (3.9)
where A = 1
2
[1 + erf( Iw1−Ic0√
2σc0
)] is switching possibility, Iw1 is the 2σ write current,
Ic0 is the intrinsic switching current, and Pread is the reading power. Pw1 and Pw2
are 2σ and 6σ write power, respectively. Therefore, (3.9) can be rewritten as












where Iread and Iw2 are the reading current and 6σ write current, respectively.
It can be seen from Fig. 3.11(a), there is a minimum write power around
2σ away from the mean intrinsic switching current. As shown in Fig. 3.11(b), the
power reduction gets higher when the standard deviation of Ic0 (σc0) gets wider.
The write power reduction is around 2.5% and 22.5% when σc0 is 1% and 10%,
respectively. Another benefit is that the switching current gets far away from the
breakdown current, which may significantly reduce the breakdown risk, especially
when the intrinsic switching current and write current are widely distributed. As
shown in Fig. 3.12, 2.3% cells may be fail in the first write. But there is only
1.15% cells need a second write due to read-before-write.
Fig. 3.13 shows the control block diagram of the pipelined quad-phase
saving scheme for the 2σ write methodology. There are additional four shift reg-
isters delaying the input data, which will be compared with the data saved to the
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Figure 3.11: (a) The relationship between the first write current amplitude and the
total write energy with our proposed write scheme. (b) The relationship between
the standard deviation of Ic0 in percentage and the write energy improvement with
our proposed write scheme.
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Figure 3.12: The distribution of the 2σ writing.
STT-MRAM array. The CTRL block generates the same quad-phase signals. The
output write pulses are alternately switched between 2σ write and 6σ write, which
are controlled by the four-phase signal Scan clk.
A simplified array diagram is illustrated in Fig. 3.14. Each four channels
are similar to the block diagram provided in Fig. 3.8. The output data are
switched between the first write and second write, and controlled by Scan clk.
Additional four latches are added in the row shift address to generate the pattern










































































































































Figure 3.14: The block diagram of 8 memory channels for the 2σ saving approach.
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Table 3.2: Example of pipelined quad-phase saving scheme with the 2σ write
approach. Row clock is used in the table.
Clock c0 c1 c2 c3 c4 c5 c6 c7
0.5 read1 0 0 0 0 0 0 0
1 w01 read1 0 0 0 0 0 0
1.5 w11 w01 read1 0 0 0 0 0
2 0 w11 w01 read1 0 0 0 0
2.5 read2 0 w11 w01 read1 0 0 0
3 w02 read2 0 w11 w01 read1 0 0
3.5 w12 w02 read2 0 w11 w01 read1 0
4 0 w12 w02 read2 0 w11 w01 read1
4.5 read1 0 w12 w02 read2 0 w11 w01
As shown in Table 3.2, our proposed pipelined quad-phase write scheme
with 2σ write approach has four channels in 2σ write period (read1, w11 and w01)
and the other four channels in 6σ write period (read2, w12 and w02). The eight
channels pipelinedly shift their phases, and each channel has one phase delay.
Therefore, the latency from the scan chain to the first data successfully written is
8 clock cycles (4 row clock cycles). At each saving clock cycle, there are 2 read
operations and 4 write operations. Only few of the 4 write operations may happen
simultaneously due to the 2σ write and read-before-write approaches.
3.3.5 Reference Resistance Generator
STT-MRAM which offers advantages in endurability, scalability, speed and ener-
gy consumption over other types of non-volatile memory [147, 148] has attracted
increasing research interests. The spin transfer torque (STT) switching technique
enables MRAM scalability beyond 90nm and leads to simpler memory architecture
and manufacturing than conventional MRAM [149,150]. As the process technolo-
gy shrinks, the write current can be reduced as it is dependent on the size of the
MTJ. The scaling down of technology, however, increases the process variation
and decreases the supply voltage, which poses great challenges for STT-MRAM
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circuit design to maintain the sensing margin. The sensing margin is defined as the
voltage difference between the bit line voltage during read operation and the refer-
ence of the sense amplifier subtracting the offset voltage and noise. Employing the
differential sensing architecture [151] doubles the sensing margin but sacrifices the
density of the STT-MRAM array. Further, as its read and write operations share
the same current path, STT-MRAM has a known issue of “read disturbance”,
which is an unintended write occurring during a read operation [152]. Read dis-
turbance occurs when the read current is larger than the critical switching current
(IC) of the write operation. Consequently, the read current is required to be small
enough to prevent potential read disturbance for STT-MRAM.
The sensing margin in STT-MRAM can be expressed as Iread × |RMTJ −
Rref |, where Iread is the reading current, RMTJ is the resistance of the MTJ, which
could be RP and RAP for P and AP states of the MTJ, respectively, and Rref is
the equivalent resistance of the reference circuit. The requirement of low sensing
current, small TMR ratio and distribution of resistance in both high resistance
state (AP-state) and low resistance state (P-state) will further reduce the sensing
margin.
The conventional design [58] uses two reference cells in parallel per row to
generate a reference voltage. If assuming no variance of MTJ reference cell resis-
tance, the total equivalent resistance is (RP ||RAP ) = (1 + TMR)/(2 + TMR)2 ∗
(RP + RAP ), where TMR is defined as TMR = (RAP − RP )/RP . The reference
cell resistance, however, follows similar distribution of the resistance of the array
cells. Taking such distribution into consideration, the sensing margin will become
smaller because both array cell resistance distribution and reference cell resistance
distribution will deteriorate the sensing margin. Maximizing the sensing margin
will loosen the requirement of the sense amplifier and increase the read reliability.


















Figure 3.15: Share the reference columns for two adjacent banks, reference1 is
from bank1 and put closely to bank1 array, while reference2 is from bank2 and
put closely to bank2 array and sense amplifier is shared by two banks of STT-
MRAM array.
terization, and Iread is constrained by read disturbance consideration, one possible
improvement of sensing margin in the circuit design is to reduce the distribution
of the resistance of the reference cells. In [139], a merged reference line (MRL)
method to reduce the distribution of the reference resistance has been proposed.
However, the MRL scheme consumes high power on the reference circuitry during
read operation. Since all reference MTJs are in parallel, the equivalent reference
resistance is 1/N × (RP//RAP ). To make the potential on the reference node in
between IreadRP and IreadRAP , the reading current in the reference path should
be N times larger. As a result, 64 reference pairs drew 64 times higher current in
the reference circuit than that in [58].
We propose a novel reference circuit architecture that maximizes the sensing
margin through averaging the resistance of reference cells from one or two columns
of the reference array from one or two memory banks.





















































Figure 3.16: Example for concept of reference cell folding. (a) Reference cells
connected in series before folding. (b) Folding the whole column of reference cells
to a N×N array. (c) Final construction of the N×N reference array by connecting
the folded points.
the reference resistance, through averaging the resistance of one or two columns of
reference cells from one/two banks, as the reference resistance. In Fig. 3.15, two
banks of STT-MRAM array of the same dimension, bank1 and bank2, share the
sense amplifiers. Each bank has a dedicated column of reference cells, denoted as
reference1 and reference2, respectively. The two reference columns are connected
to the reference node of the sense amplifier through two switches that are con-
trolled by S1 and S2. If the number of cells in the reference column equals to 22n,
where n ∈ [0, 1, 2...), the averaged resistance of that column of cells will be used
as the equivalent resistance. S1 or S2 will turn off the switch and connect the
equivalent resistance to the sense amplifier to sense the cells in bank1 or bank2,
respectively. If the number of cells in the reference column equals to 22n−1, the
averaged resistance of both columns will be used as the equivalent resistance by
asserting both S1 and S2. The resulting equivalent resistance will be used to sense
cells in both bank1 and bank2. Fig. 3.16 shows the detailed concept of this refer-
ence averaging scheme. The equivalent N×N(N = 2n) reference array is obtained
by folding the cells in one column and connecting the folded points A0 − AN as
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detailed in Fig. 3.16. In each column of the equivalent reference array, half num-
ber of cells are programmed at P states and another half are programmed at AP
states. Ideally, the equivalent resistance of this reference array is 1
2
(RP +RAP ).
Fig. 3.17 illustrates an implementation of the equivalent N × N reference
circuit when there are 22n cells in one reference column. Cells in the column are
averaged to obtain the equivalent resistance. The linked MTJ cells are alterna-
tively connected to SLref and BLref through the write access transistors, and
alternatively connected to the sense amplifier and the ground every other N ref-
erence cells. The control signals of the write access transistors are generated by
the row decoder. To program the selected reference cell, the two connected access
transistors are turned on, and all other access transistors are turned off to avoid
any unintended write. The reference cells are programmed sequentially before the
main STT-MRAM array. Their states are determined by the voltages on BLref
and SLref during programming. For example, to write data 1 to the reference
cell, BLref and SLref are connected to the write source and the ground, respec-
tively. The concept in Fig. 3.16 can be achieved by programming the reference
cells through the input pattern 0011... at BLref and SLref . Other patterns can
also be used to program the reference cells to get the desired ratio of P and AP
states.
The reference current has the same current amplitude as read current Iread,
and an equivalent 16×16 reference array produces a better distribution than [139]
with 64 reference pairs case. The reference current of the proposed circuits is
around half of that in [58], which used 1 pair of reference cells, and around 1
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of that in [139] with 64 pairs of reference cells. Since the reference column in
the proposed design has been re-arranged to an N × N array, the current that
goes through each cell is only 1
N
of Iread, thus the read disturbance is dramatically










































Figure 3.17: A circuit implementation of the equivalent N × N reference circuit
when there are 22n cells in one reference column in which cells are averaged to
obtain the equivalent resistance.
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reading is defined as [89,153],
 RP = R0PRAP = |Iread/N | ×KAP +R0AP (3.11)
where KAP is the slope of RAP , R0P and R0AP are the zero current resistances.






where TMR0 is the TMR of a MTJ at zero read current.
Due to the equivalent environment, each MTJ cell contributes 1
N2
resis-












is the mean of the reference resistance, and σN is the standard
deviation of RN , which has the equation,
σN =
√
σ2P + (1 + TMR)
2σ2AP
(1 + 0.5× TMR)√2N (3.14)
It can be observed from (3.14) that as N increases, the standard devia-
tion of the equivalent resistance can be greatly reduced. Another advantage of
the proposed scheme is that even if one or few cells have read disturbance or are
not correctly programmed [86], the mean of the reference resistance hardly shift-
s. Therefore, the circuits to detect failure of the reference cells or reference to
neighboring blocks/redudency cells are not necessary. To simplify the analysis, it
is discussed here only the case when one AP cell is not programmed. The mean
of the N ×N equivalent reference block with one AP cell stuck at P state is
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Table 3.3: Description of the 45nm embedded MTJs process.
Device parameters value









N(2 + TMR)(N + N
2
TMR− TMR)
2N2 + (N2 − 2N + 2)TMR RP (3.15)






((N − 1)2 + 1)TMR × 100% (3.16)
If N is large enough, ∆MEAN% ≈ 0, thus the shift of the mean resistance
can be neglected.
3.4 Simulation Results
In this section, we firstly ran spice simulations to show the improvement of the
proposed schemes over the conventional nvFF based schemes. Moreover, we also
analyze the impact of the scan chain length on the amount of the power reduction.
After that, we analyze the impact of the MTJ parameters and equivalent reference
array size on the reference resistance generator. The MTJ model in [88,89] is used
in this chapter for the simulation. The detailed description of the model has been
provided in Section 1.2.1.
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3.4.1 Spice Simulation Results of the Proposed Array
A 100MHz system clock is used in the simulation. G is set to 213, k is set to 16 and
32 for our proposed schemes with and without 2σ write schemes, respectively. Thus
the length of scan chain is the same for both schemes. The detailed parameters of
the MTJ used in the simulation are tabulated in Table 3.3.
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Figure 3.18: (a) The width of the access transistors vs. the write current that can
pass through, (b) the VDD of the 1T1R scheme vs. the write current.
The benefit of the 2T1R scheme can be seen from Fig. 3.18. As shown
in Fig. 3.18(a), the “source degeneration” effect will significantly limit the write
current. Though the width of the access transistor in the 1T1R scheme is increased
significantly, the write current is still far smaller than the required value (150uA).
Our proposed 2T1R scheme can easily reach the 150uA write current when the
transistor width is increased by 4 times. Fig. 3.18(b) shows that to pass through
150uA write current, the VDD of the 1T1R scheme has to be 60% larger.
Fig. 3.19 shows the transition simulation of the saving operation with 2σ
write approach. The write enable signal WE is used to generate write 0 enable
signal W0 and write 1 enable signal W1. Scan clk is used to switch between 2σ
write period and 6σ write period. At around 50ns, a positive W0 pulse indicates
an AP to P switch is required, since the data in the memory (Q = 1) does not
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equal to the input data (Ds = 0). A second read shows the same Q and Ds
that indicates the data is successfully written into the memory cell. Therefore, no




















































Figure 3.19: The waveform of the read-before-write and verify-after-write func-
tions.
At 120ns, another data is to be written to the same channel (different row).
REb senses the data from the memory array to be compared to the input data.
The comparison results are latched by the clock C. When a row is not selected,
WLp is high and WLn is low. When the first 2σ write is executed, WLn goes
high. In this phase, read and write 1 operations are conducted. When write 1
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S w i t c h i n g  P e r c e n t a g e  o f  R e g i s t e r s  ( % )
 P r o p o s e d  1 P r o p o s e d  2 ( 5 % ) P r o p o s e d  2 ( 1 0 % )
Figure 3.20: The relationship between the power comparison of our proposed t-
wo schemes and switching percentage of registers to be saved. ‘Proposed 1’ and
‘Proposed 2’ are the scheme without and with 2σ write approach, respectively. In
this simulation, the standard deviations of the intrinsic switching current distri-
bution were set to 5% and 10%, and the saving energy of our proposed scheme
without 2σ write approach was set to the same for both intrinsic switching current
distributions. The scan chain length is set to 64.
operation is finished, both WLn and WLp are pulled to the ground, and the write
0 operation is conducted. A second read operation shows the first write is not
successful due to the reduced write current. Therefore, 6σ is performed with a
sufficient write current. The current change of signal BL indicates the successful
writing of the data.
The benefit of the localized dedicated array is shown in Fig. 3.20. Some
registers in the system may have a low possibility to switch their states, i.e.,
configuration registers, high-order bits of counters, etc. In this simulation, we
evaluated the saving energy of our proposed schemes versus different switching
percentage of registers. The highest switching percentage of a system is 50%,
when all registers are randomly switched. As shown in Fig. 3.20, the saving energy
is proportional to the switching percentage of registers. Our proposed scheme 2
(with 2σ write approach) further reduces the saving power when the switching
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C l o c k  C y c l e s
 P r o p o s e d  1 ( 4 % )   P r o p o s e d  2 ( 4 % )
Figure 3.21: The relationship between the power reduction and operation clock
cycles. In this simulation, the averaged switching activities of registers were set
to 4% and 16%, and the standard deviation of the intrinsic switching current
distribution was set to 10%. The scan chain length is set to 64.
percentage is high. We set 6σ switching current the same for all simulations, thus
making the write power of our proposed scheme 1 the same for all simulations at
different Ic0 distributions.
The switching percentage may also be affected by the clock cycles of the
digital blocks after powering on. Many registers may not switch their states be-
tween two adjacent sleep periods, especially when the “on” period is short. We
set the mean switching rates of registers to 4% and 16% to evaluate the rela-
tionship between clock cycles and the saving power, as shown in Fig. 3.21. The
power reduction is compared to the nvFF proposed in [11] after being converted
to the single cell saving energy, which consumes 1.3775pJ sleep energy with the
same MTJ parameters provided in Table 3.3. Fewer ‘on’ clock cycles between
two sleep periods lead to a much higher power reduction. The low switching rate
of registers states has higher power reduction. After 1000 cycles, the 16% case
is almost saturated (registers switching rate is 50%), the power reduction of the
proposed schemes 1 and 2 are 20% and 35%, respectively. In other words, the
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proposed schemes 1 and 2 may reduce the sleep power by more than 20% and
35%, respectively. The 4% case needs more clock cycles to be saturated.















S c a n  C h a i n  L e n g t h
 P r o p o s e d  1 P r o p o s e d  2 ( 5 % ) P r o p o s e d  2 ( 1 0 % )
Figure 3.22: The relationship between the power reduction and the scan chain
length. In this simulation, the standard deviations of the intrinsic switching cur-
rent distribution were set to 5% and 10%, and 50% of the registers were switched.
The length of the scan chain may determine the sleep power consumption
of our proposed schemes. We evaluated the relationship between the length of the
scan chain and the power reduction. As shown in Fig. 3.22, a short scan chain
may reduce the power by more than 35%. In contrast, a scan chain longer than
256 increases the power by more than 20%, since shifting a scan chain dominates
the sleep power. The sleep power of ‘proposed 1’, ‘proposed 2 (5%) and ‘proposed
2 (10%)’ schemes can be reduced when the lengths of their scan chains are shorter
than 133, 158 and 183, respectively.
Table 3.4.1 tabulates the area comparison among our proposed schemes,
conventional nvFFs and the CMOS retention FF. The area of our proposed schemes
is much smaller than the nvFF based schemes. If the MUXes used for scan chains
are not included as the area overhead, the area could be reduced by more than
50%. Even the transistors of MUXs for scan chains are included, the area reduction
is still more than 30%.
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Table 3.4: Per cell area overhead comparison among different retention schemes.
The data in the ‘()’ have included 6 transistors for scan chains. The number of
transistors are estimated based on M=64 and G=8K.
Schemes Proposed 1 Proposed 2 [9] [11] CMOS
Unshared write tran-
sistors
2 2 4 4 -
Shared write transis-
tors
4/M 4/M 0 0 -
Other transistors 2.77(8.77) 3.17(9.17) 11 9 9
Total equivalent min
width transistors
11.77(17.77) 12.17(18.17) 27 25 9











S c a n  C h a i n  L e n g t h
 P r o p o s e d  1 P r o p o s e d  2 C o n v e n t i o n a l
Figure 3.23: Normalized area overhead. The area is normalized to the minimum
width transistors.
Fig. 3.23 shows the area overhead of our proposed schemes versus that of
the nvFF scheme. Both of our proposed schemes have an area reduction when the
scan chain length is longer than 15. Our proposed scheme 2 has slightly higher
area overhead than the proposed scheme 1, but the sleep power is further reduced
by more than 7%. The scan chain length of 64 may be an optimized solution when
considering both area overhead and power reduction.
From the simulation results, it can be observed that the FF has 5nW leak-
age power. The energy used for saving and restoring operations per single bit
in the proposed schemes is less than 1.1pJ. From (3.3), the break even time is
tBEP=220µs. In conventional designs, the decoupling capacitor and combination-
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Figure 3.24: The sleep power consumption comparison among conventional struc-
tures and our proposed schemes. η is set to 10%. The sleep energy for MFF and
nvFF are based on a single cell. A: [9]; B: [11].
al logic also consume the leakage power. Moreover, only a small percentage (i.e.,
10%) of the registers need to retain their states. Hence, the equivalent bit leakage
is much larger than the leakage of a single DFF. Fig. 3.24 shows the comparison
among our proposed schemes, CMOS FF, conventional retention FF, the MFF
in [9], and the nvFF taken from [11]. We assume the leakage power consumed by
the retention FFs is 10% of the total system leakage power. In such condition, the
BEP is less than 22µs with our proposed schemes. Usually the sleep time of a sen-
sor network or a mobile system is around a few seconds to thousands of seconds.
Therefore, the sleep energy could be reduced by more than 99.8% compared to
CMOS retention FF based technology. Another conventional scheme is based on
the MFF in [9] which required 12.5pJ energy for storage. The data is estimated
based on 200MHz, 2.5V and 1mA write energy for a differential structure, allow-
ing the cell to be successfully programmed. Thus the equivalent write energy for a
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Table 3.5: The comparison among non-volatile Flip-flips and proposed schemes.




Proposed 1 10ns ∗ (G/k + 4) 1.1pJ ∗G 22µs 27.16µs
Proposed 2 (5%) 10ns ∗ (G/k + 8) ∗ 2 1pJ ∗G 20µs 25.2µs
Proposed 2 (10%) 10ns ∗ (G/k + 8) ∗ 2 0.9pJ ∗G 18µs 23.2µs
MFF in [9] 5ns ∗ 2 6.25pJ ∗G 125µs 125µs
nvFF in [11] 10ns ∗ 2 1.3775pJ ∗G 26.8µs 26.8µs
single cell structure is around 6.25pJ . The design in [11] consumes 1.3775pJ sleep
energy (after being converted to a single MTJ structure).
The energy and time cost for sleeping among nvFFs and our proposed
schemes are compared in Table 3.4.1. Our proposed scheme 1 and 2 reduce the
sleep power by more than 20% and 35%, respectively. Though the proposed
schemes require more time for saving and restoring operation than nvFFs, the
tsleep,min could be smaller than conventional nvFFs. For example, the tsleep,min of
the design in [11] is 26.8µs, which is slightly smaller than that of ‘proposed 1’,
but 15% larger than ‘proposed 2 (10%)’. To save the states to NVM cells, nvFFs
based approaches may have to provide G times more of the write current than
proposed one, thus the peak current may be significantly high during saving oper-
ation. For example, if there are 8K bits nvFFs with 0.5mA write current enter to
sleep mode, the saving current is 4A. Hence a small parasitic resistance may lead
to high voltage drop and significant power loss. In comparison, the peak power of
our proposed scheme with M = 64 is only around 3mA.
3.4.2 Analysis of the Reference Resistance Generator
The proposed reference scheme was verified by a Python language program with
different settings of the MTJ parameters based on 1, 000, 000 samples of static da-
ta. Fig. 3.25(a) shows the relationship between the standard deviation of different
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Figure 3.25: Python simulation results for distribution and deviation versus differ-
ent equivalent reference block size. Distribution of the 16×16 equivalent reference
array versus σP and σAP (a) without write failure and (b) with one AP cell stuck to
P state; (c) Shift of the mean versus different equivalent reference block size; Devi-
ation from the ideal mean versus (d) TMR (R0P = 4000) and (e) RP (TMR0 = 1)
with different slope of RAP , where Iread = 20µA, N = 16; (f) Circuits simulation
results for equivalent 16×16 reference block size. The standard deviations of both
RP and RAP are set to 10%
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equivalent reference array and equivalent reference array size. When the averaged
block size increases, the standard deviation of the reference resistance reduces for
all cases of different resistance distribution of RP and RAP , and different TMR.
When equivalent reference array size is 16 × 16, the standard deviations are all
smaller than 1% even when both RP and RAP deviations are set to 10%. The
equivalent reference array size of 16× 16 or 32× 32 could be an optimized choice
with the balance of the block size and the standard deviation of reference resis-
tance. It also can be seen from Fig. 3.25(a) that arrays with smaller TMR gets
higher distribution. In other words, better TMR may help reference resistance
distribution performance.
Fig. 3.25(b) shows the relationship between standard deviation of different
equivalent reference array and equivalent reference array size when one AP cell is
stuck to P-state. The results show that the reference deviation is very close to
the results in Fig. 3.25(a) when the equivalent reference array size is larger than
4 × 4. Fig. 3.25(c) shows the results when one RAP cell is not programmed, the
shifting of mean versus different equivalent reference array size. Higher equivalent
reference array size helps to reduce the shift of the mean. The four curves with the
same TMR and different deviation are almost overlapped in Fig. 3.25(c), which
indicates that the standard deviation has little effect on the mean shift.
Fig. 3.25(d) and 3.25(e) show the deviation from the ideal 50% mean
(RP+RAP
2
@Iread) versus TMR0 and R0P , respectively, with different slopes of RAP .
Clearly, the deviation is much smaller than conventional design especially with
large TMR and R0P . The proposed scheme has a better mean with small KAP ,
large TMR0 and R0P .
The Monte Carlo spice simulation results of the circuit with 16× 16 equiv-
alent reference block size are shown in Fig. 3.25(f). The spice simulation is also
based on 1, 000, 000 samples of static data. We can see that the reference resis-
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tance tends to be very close to the mean with the standard deviation only 0.67%,
although the standard deviation for RP and RAP are both as large as 10%. The
mean of the reference resistance could be adjusted by changing the ratio of P and
AP states in the serial connections. Therefore, the overlap between RAP (or RP )
and the reference resistance could be minimized. As shown in Fig. 3.25(f), when
the ratio of P and AP states is set to 3 : 5, the overlap between reference resistance
and RAP gets much smaller than in the 1 : 1 ratio setting.
3.5 Summary
A localized STT-MRAM array is proposed to retain the states of the registers
through scan chains during sleep. In such scheme, power and area are two key
improvements. Moreover, the reliability could be improved if the ECC block is
added. The sleep energy could be reduced by more than 99.8% compared to the
CMOS retention FF approach when sleep time is longer than 1s. Our proposed
schemes have also reduced the sleep energy and area by more than 20% compared
to the conventional nvFF based schemes. The scan chain length of 64 may be
an optimized solution when considering both area overhead and power reduction.
Meanwhile, an optimization scheme based on reference cell folding technique to
minimize the reference resistance distribution of STT-MRAM is proposed, dis-
cussed and verified in simulations. The proposed circuits substantially reduce the
resistance distribution effect and increase the reliability of the readout data. It al-
so reduces the design complexity of the sense amplifier and increases the signal to
noise ratio of the data. The proposed optimization scheme refrains the use of high
reference current and thus greatly reduces the power consumption of the overall
system. The simulation results show that, a block of 16 × 16 cells for reference




Non-volatile Switch based FPGA
This chapter is written mainly based on the paper “High Density and High Reli-
ability non-volatile Field Programmable Gate Array (FPGA) with Staked 1D2R
RRAM Array”.
4.1 Introduction
Several works have been reported in [129–131, 134, 135, 154–156] to integrate R-
RAM cells to achieve low power and high performance nvFPGAs. The most
straightforward way to integrate NVM in FPGAs is to replace the conventional
6T SRAMs with NVM based new configuration elements, as reported in [129–131].
Despite area efficiency, the designs in [129–131] may suffer from low data retention,
since DC biased NVM cells may switch their states during the FPGA operation.
Another way is to directly replace both 6T SRAMs and NMOS transistors with
the NVM cells in SBs and CBs [129, 134, 135]. A key challenge in this scheme is
the interconnect configuration due to the high leakage current in the sneak path.
The last solution is to integrate NVM is the non-volatile LUTs (nvLUTs) with
crossbar architecture as suggested in [155, 156]. However, such topology cannot
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be used for the interconnect, and also has the low read/write reliability limitation
due to the high leakage current in the sneak path.
We propose a novel nvFPGA architecture based on the emerging RRAM
technologies. With the fully utilization of high resistance ratio, excellent scalabil-
ity, and high density, RRAM is organized in a 1D2R (’1 diode, 2-RRAM cells’)
structure. This novel structure is used to replace both SRAMs and NMOS transis-
tors to address the sneak path issue, thus significantly improving the write reliabil-
ity. Moreover, we propose a complementary look up table (LUT) structure, which
greatly reduces the area, delay and power consumption. In our proposed nvFPGA,
the diode of ’1D2R’ is only used during configuration. During normal operation,
the diode is not involved and the interconnect become a diode-less crossbar array.
By stacking RRAM cells on the top of CMOS circuitries, our proposed nvFPGA
architecture can exhibit smaller footprint (78% smaller), higher performance (1.94
times faster), and lower power consumption (40.9% lower). The write reliability
is significantly improved by more than 9e7 times compared to other RRAM-based
nvFPGAs.
4.1.1 Baseline 2D FPGA
As shown in Fig. 4.1, a traditional two-dimensional island FPGA architecture
taken from [42] is used as the baseline in this chapter. It consists of a number of
tiles. Each tile contains one SB, two CBs and one LB, and each LB contains some
local routing structures (local interconnect) to route input signals to several basic
logic elements (BLE) and also connect the BLEs’ outputs to their inputs. LBs
connect to the routing channels through CBs. The number of routing tracks to
the LB IOs is controlled by an architectural parameter Fc (ratio of routing tracks
to the LB input and the channel width W ). The global routing structure consists

























Figure 4.1: A simple island style SRAM-based FPGA layout.
SBs.
4.1.2 Access Device
A significant hurdle to realize the RRAM integration in the FPGA is the sneak
path issue which occurs in passive CBs, SBs and local interconnects. In order to
avoid the sneak path and achieve the high density, diode is used as the access
device because it is back-end of line (BEOL) friendly. Furthermore, it can also
provide high driven current and large ON/OFF ratio. IBM has demonstrated
a novel diode based on Cu-ion motion in Cu-containing Mixed Ionic Electronic
Conduction (MIEC) materials, which supports extremely high current density
(>50MA/cm2) and large ON/OFF ratio (≥ 107) [157]. Stacking RRAM and
diode on top of the FPGA CMOS part can significantly reduce the FPGA area
















Figure 4.2: (a) The proposed non-volatile element to replace the FPGA routing
switch and 6T SRAM. Adjacent non-volatile elements connecting to A or B share
the same diodes. (b) A 3D schematic of the proposed non-volatile element. Metal
line A or B may be routed at different layers depending on the routing direction.
4.2 Proposed Storage Element
In view of above, the access device is indispensable to reduce the sneak path current
and improve the reliability, but it cannot be embedded in the FPGA routing lines.
Due to the write scheme used in our proposed nvFPGA to eliminate the sneak
path, the ‘positive set, positive reset’ unipolar switching behavior is used in this
nvFPGA design. We propose a ‘1D2R’ based non-volatile element to replace both
6T SRAM and FPGA routing switch as shown in Fig. 4.2. It consists of two
RRAM cells and one diode. The two RRAM cells are simultaneously programmed
to both low or high. In the FPGA operation mode, the diodes are disabled and the
two RRAM cells are working as a routing switch in the nvFPGA: when both are
at HRS, the switch is turned off due to RRAM’s high resistance; when both are at
LRS, the switch is turned on to propagate the signal. In the FPGA configuration
mode, our proposed ‘1D2R’ based non-volatile element works as a ‘1D2R’ memory
cell in a crossbar array.
Additional two diodes at nodes A and B are used instead of the CMOS
as reported in [158]. The diode could supply higher current density than CMOS
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transistors. More importantly, they can be placed between metals as discussed in
Section 4.1.2, to reduce both area and routing complexity. These two diodes are
used to program RRAM cells, and they are shared for the adjacent non-volatile
elements that connect to A or B. During programming, the node L is pulled down
to the ground and the node H is pulled up to Vset or Vreset, depending on the FPGA
configuration information. Since both A and B are pulled to the ground, there is
no DC loop to interfere adjacent non-volatile elements during FPGA configuration.
In the FPGA operation mode, the diodes are disabled by pulling L and H to VDD
and the ground, respectively. The proposed nvFPGA switch structure may double
the number of RRAM cells and slightly increase the propagation delay. The slight
sacrifices are worthy because the data integrity of the configuration information
in RRAM cells can be improved significantly, which is much more important than
the speed performance of FPGAs. Moreover, compared to the ‘1R’ scheme, our
proposed structure could also reduce the write power and leakage current in the
FPGA configuration and normal operation modes, respectively.
A 3D implementation of our proposed non-volatile element is shown in Fig.
4.2(b). The RRAM cells and diode (MIEC material is used in this example) will
be stacked between the metals on top of CMOS circuits. All RRAM cells are in
the same layer, and their pitch can be as small as 2F . Therefore, the area of the
diode can be at least 3F × 1F to provide sufficient current. The programming
metal is the bit line in the crossbar array. The metal line A or B may be routed
at different metal layers if they have different routing directions.
4.3 Proposed non-volatile FPGA
In our proposed nvFPGA, there is no CMOS circuitry in SBs and CBs except
buffers. We also propose to stack the RRAM on top of CMOS circuitries, which
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Figure 4.3: (a) Top view structure of the proposed stacking RRAM based nvFGPA,
(b) schematic diagram of the memory in our proposed nvFPGA system. The
RRAM cells are arranged using ‘1D2R’ crossbar array structure.
A similar island FPGA architecture borrowing from [42] is used in this chapter
as shown in Fig. 4.3(a). In our proposed nvFPGA, SBs, CBs and the RRAM
part of LBs (Local interconnect, 2-to-1 multiplexer in the BLEs, and RRAM in
the LUT) are placed on the top of the CMOS part of LBs and the buffers of CBs
and SBs. Therefore, the area is mainly determined by the BLEs and buffers in
the interconnect. In such scheme, local interconnect is placed in the center of the
tile. Every CB shares the area between two adjacent tiles on the edge, and every
SB shares the area among four adjacent tiles at the corner.
The RRAM cells will be arranged as a ‘1D2R’ RRAM crossbar array as
shown in Fig. 4.3(b). Each diode connects to one bit line (Hi, where i is the
natural number) and two RRAM cells. The other node of the RRAM cell connects
to the word line (Li). Every two word lines are enabled simultaneously to program
one diode pair. The RRAM cells are programmed during the FPGA configuration
phase.
Our proposed nvFPGA has the FPGA operation mode and the FPGA
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configuration mode. The FPGA configuration mode is to program the RRAM
cells or write configuration information to the RRAM cells. Unlike the SRAM-
based FPGA, our proposed nvFPGA only requires one time configuration. It
doesn’t need to be reconfigured each time after powering on. Thus the power-on
time and energy are significantly reduced. The routing in our proposed nvFPGA
is the diode-less crossbar array during FPGA operation that enables high speed,
and ‘1D2R’ crossbar array as shown in Fig. 4.3(b) during FPGA configuration
















Figure 4.4: The schematic of our proposed ‘1D2R’ based non-volatile FPGA. The
crossbar structure is used for both CB and local interconnect.
Fig. 4.4 shows a simplified connection diagram of a tile in the nvFPGA,
where I and N represent the number of inputs and clusters in one LB. Each
LB has I general inputs, one clock input, and N outputs (where each output
corresponds to a BLE. Each BLE consists of one K input look-up table (K-LUT),
one FF and a 2-to-1 multiplexer. The BLE inputs can come from either the
inputs to the logic block or from the output of other BLEs within the same logic
block via a full crossbar array (local interconnect). The main difference between
our proposed nvFPGA and the architecture in [42] is that a crossbar structure



































Figure 4.5: The schematic view of ‘1D2R’ based (a) non-volatile crossbar array
structure; (b) non-volatile switch point (SP). The non-volatile crossbar array is
used in the CB and local interconnect.
The crossbar structure could significantly reduce the delay, since the multiplexer
has several transistors in series in the routing path. The detail of each blocks is
discussed in the following.
4.3.1 Proposed Crossbar Array and Switch Point
Based on the ‘1D2R’ non-volatile element discussed in Section 4.2, we propose the
stacking RRAM based schemes for both non-volatile crossbar array and switch
point (SP) as shown in Fig. 4.5(a) and 4.5(b), respectively.
The CBs connect the channel wires to the pins of LBs. There are two major
properties that can affect the routing flexibility of a design: 1. the flexibility of
the CB, Fc; 2. the CB topology, which is the pattern of switches that make the
connection. With the high density benefit of RRAM cells, the crossbar topology,
as shown in Fig. 4.5(a), could be used to increase Fc and routing flexibility. In such
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Figure 4.6: The SB and CB structures used in the proposed nvFPGA. The switch
box is based on Universal architecture. To simplify, the ‘1D2R’ storage elements
show only two RRAM cells in the dash line boxes.
scheme, each logic block pin can be fully connected to the wires in the adjacent
channel, and the delay on the switch could also be greatly reduced.
The conventional ‘1R’ approach has the sneak path issue which severely in-
creases the power and degenerates the configuration reliability. To address sneak
path limitation, we use ‘1D2R’ structure at each cross point to replace the conven-
tional ‘1R’ structure. To avoid the voltage drop on the FPGA routing, the access
device, i.e., diode, are not embedded in the routing wires. Therefore, routing
wires and programming wires have different metal layers. The RRAM cells could
be removed from some of the cross points to achieve difference Fc parameters. If
channel width is W , LB cluster size is N , LB input is I, and the flexibility of the
CB is Fc, there is W (N + I)Fc RRAM cells and W (N + I)Fc +W +N + I diodes
in one CB. To reduce the diode size, each time only one cross point in the CB is
under configuration. Therefore, two word lines (Li) are pulled to the ground, and
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only one bit line (Hi) is pulled up to Vset or Vreset. For example, to program top
left cross point, the two RRAM cells R0a and R0b are under programming. Hence,
L0 and L1 are at the ground, and H0 is at Vset or Vreset. With the minimized
diode size, the leakage current of the diode is also minimized when the nvFPGA
is in the normal operation phase. However, to reduce the wire area, we connect
different Hi to the same bit line. For example, H1 and H3 connect to the same bit
line. The detail will be discussed in Section 4.4.
The SB has the similar structure as the CB. As shown in Fig. 4.5(b), there
are two RRAM cells between every two nodes. Therefore, there are 12 RRAM
cells in one SP, and 12W RRAM cells in one SB. In the same SP, each RRAM cell
pair is programmed sequentially to minimize the diode size as discussed earlier.
The RRAM cells in different SPs may be programmed in parallel to reduce the
FPGA configuration time.
4.3.2 Proposed Look-Up Table
We propose a novel nvLUT as shown in Fig. 4.7. Our proposed ‘1D2R’ based
LUT is using complementary structure where left side RRAM cells and their cor-
responding right side RRAM cells are programmed to the opposite RRAM states.
For example, when the right side RRAM cells with the address ‘A B’ are pro-
grammed to HRS, the left side RRAM cells with the address ‘AB’ will be pro-
grammed to LRS. In such configuration, the output of the LUT is 0 when the
input AB is 2′b11. The LUT in Fig. 4.7 has only 2 inputs, but it can be extended
to 4, 6 and other LUT size. There are 4 × 2K RRAM cells and 4 × 2K diodes in
a K-input LUT. Therefore, there are 2KN(N + I) + 4N × 2K + 4N RRAM cells
in one LB. During the normal FPGA operation phase, the top and bottom lines
are connected to VDD and ground, respectively. During the FPGA configuration
phase, both top and bottom lines are connected to the word lines. Only two of
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the word lines (L0 and VDD, or L1 and the ground) are enabled at the same time.
The nodes Hi may share the same bit lines to reduce the wire area. For example,
H0 and H1 connect to the same bit line. Besides the advantage of smaller size and
leakage power reduction, the propagation delay is also greatly reduced since there























































Figure 4.7: Our proposed ‘1D2R’ based non-volatile look-up table. It is an example
of a 2-input LUT, and it can be extended to the other LUT size.
4.4 Layout and Area Estimation
4.4.1 Routing of the RRAM cells proposed nvFPGA
The layout of our proposed nvFPGA will be very different from the conventional
SRAM-based FPGA layout to achieve the high density. The top level floor plan
of our proposed nvFPGA has been discussed in Section 4.3. In this section we
provide an RRAM-friendly layout design for both SBs and CBs to fit into the
footprint of the CMOS transistors below the RRAM layer.
Currently the most widely used switch box structures are Disjoint [159],
Universal [160, 161], HUSB [162, 163] and Wilton [164]. Disjoint is the classical
“Xilinx-style” switch block, which is also named as the subset switch block [165].
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Similar to the layout in [135], the universal type SB is used for the RRAM-friendly
layout design in this chapter. As shown in Fig. 4.6, two RRAM cells are placed
at different SB edges. The SB flexibility Fs is set to three for the universal type
SB, thus there are three rows/columns of RRAM cells at each edge of the SB. The
diodes are placed above the routing metals of the SB to select RRAM cells for
programming. We have to pay attention to the connection of the programming
wires. As shown in Fig. 4.6, if line 1© is pulled up to the write voltage, the other
dashed lines should not be enabled to avoid the leakage current. In other words,
all dashed lines should be connected to different bit lines. Therefore, there are at
least 12 bit lines in one SB.
A fully connected (Fc=1) CB layout is shown in Fig. 4.6. Therefore, each
cross point of the CB has two RRAM cells. As can be seen from Fig. 4.8, one
of the RRAM cell connects to the metal in x direction, whereas the other one
connects to the metal in y direction. The cross section layout of one cross point
switch is shown in Fig. 4.8(a), where the metal for channel routing may be placed
below the metal for connecting to the pins of the LB. Since the metals in both
x and y directions are used for the word lines (L), we use a third direction for
the bit lines (H) as illustrated in Fig. 4.8(b). Therefore, each time only one cross
point switch is selected if two word lines (one in x direction and one in y direction)
and one bit line are enabled. If we want to achieve smallest space between two
bit lines, the bit lines should be alternatively routed in the different metal layers.
Otherwise, their spaces should be
√
2F .
The area of an RRAM tile is determined by the CB channel width W ,
feature size F , logic cluster size N and LB inputs I. If the pitch between two
channel wires is 2F and Fc = 1, the minimum area of SB and CB is (2
√
2(W+3)F )2
and W (N + I)F 2, respectively. The SB area is only around 2/9 of the SB area
that suggested in [166]. We give a space of
√
2F to two channel wires, and an
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Table 4.1: The number of RRAM cells and the RRAM area partition of each
FPGA block.
Blocks LB CB SB
RRAM Cells 2KN(N + I) +
4N × 2K + 4N
2W (N + I)Fc 12W
Area (2(2N + 2I)F )2 2
√
























Figure 4.8: (a) The cross-section view of the switch in CB; (b) our proposed
crossbar routing architecture to program the RRAM cells.
area for the local interconnect and RRAM cells in BLEs to (4(N + I)F )2. Thus
the total area of the RRAM layer and its related routing in our proposed ‘1D2R’
based FPGA tile is (2(
√
2(W + 3) + 2N + 2I)F )2. The required area and RRAM
cells of each FPGA block is tabulated in Table 4.1.
4.4.2 Area Estimation
To compare the relative merits of our proposed ‘1D2R’ based FPGA scheme, and
the CMOS-based FPGA scheme, we perform area calculations with a LUT input
size K=4, logic cluster size N=10, LB inputs I=22, a fixed routing channel width
W=100 and Fc = 0.5. Area breakdown of different components in an FPGA
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is based on the architectural model in [42]. The method in [166] was used to
estimate the tile area. For the above parameters, we estimate the footprint of a
baseline CMOS FPGA tile to be 20149T . Using a minimum width transistor area
of T = 0.09µm2 for a 45nm transistor [166] gives us a SRAM-based FPGA tile
area of 1813.4µm2. The detailed area of one baseline tile can be partitioned as
shown in Fig. 4.9, where the switch and SRAM in the CB and SB occupy around
68% of the total tile area.
By stacking RRAM cells and diodes on the top of the CMOS circuitries, the
area of the tile is greatly reduced. Since the complementary LUT structure is used,
the input buffer size of the LUT is doubled. Therefore, there are 162 minimum
width transistors in one LUT. Moreover, minimum size buffers are used in the
interconnect. Hence, the CMOS area of the proposed ‘1D2R’ based nvFPGA tile
is 4509 minimum width transistors (20.14µm× 20.14µm). In contrast, the area of
our proposed ‘1D2R’ based FPGA RRAM layer is only 18.87µm×18.87µm, which
is smaller than the CMOS area. The detailed area breakdown of our proposed
nvFPGA tile can be partitioned as shown in Fig. 4.9. The percentage of the
interconnect and SRAM area reduces from 90.84% in the SRAM-based FPGA tile
to 41.16% in our proposed ‘1D2R’ based FPGA tile. The total area of LB switch,
LB SRAM, CB switch, CB SRAM, SB switch and SB SRAM occupy 67.85%
area in the SRAM-based FPGA tile. The tile area is reduced from 1813.4µm2 to
405.81µm2 (4.47× area reduction).
4.5 Simulation Results
In this section, we first evaluate the write reliability of both diode-less crossbar
array and diode-based crossbar array. After that, we provide the spice simulation
results based on the schematic in Fig. 4.4, and the LUT performance comparison.
Finally, the speed and power of three FPGA schemes are evaluated by the Versatile
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Figure 4.9: Area consumptions of the SRAM-based FPGA tile and our proposed
‘1D2R’ based FPGA tile. The switch and SRAM area in our proposed ‘1D2R’
based scheme is negligible because they are placed on top of the CMOS circuits.
Place and Route (VPR) software [167], and the power model provided in [12,13].
The RRAM parameters are extracted from the measurement results of the
RRAM cells fabricated by the process in [123]. Its low resistance (RL) and high
resistance (RH) are 10
3Ω and 109Ω, respectively.
4.5.1 Write Power and Reliability
As shown in Fig. 4.10, a spice model with parasitic resistors in both bit lines
(H) and word lines (L) is used to simulate the write voltage distribution, write
power and write error rate. In this simulation, copper is used for the bit lines and
word lines, and the thickness of the metal is four times of the width of the metal.
Therefore, the square sheet resistance is about 0.1Ω and the parasitic resistance
between two adjacent cells with 2F pitch is 0.2Ω. All unselected RRAM cells are
set to LRS (worst case of the leakage current) in this simulation.
It can be seen from Fig. 4.11(a), the write voltage on the selected cell with
the V/2, V/3 and floating schemes drop to 25% when M=128 due to the sneak


















Figure 4.10: A simulation diagram of the diode-less or transistor free crossbar
array with parasitic resistance (Rp) in the word lines and bit lines.
the selected RRAM cell, since the leakage current is almost isolated by the ‘off’
state diodes. The small voltage drop is mainly caused by the IR drop in the H
lines and L lines. In the V/2, V/3 and floating schemes, if all unselected RRAM
cells are at HRS, the normalized write voltage on the selected cell is closed to
1. As a result, the write voltage on the selected cell has a very wide distribution
(0.25 − 1). Increasing the input driven voltage to improve the write voltage on
the selected cell may lead to much higher write energy, breakdown risk and write
disturbance in the unselected cells.
To switch a cell, the normalized input write driven current at the selected
bit line is shown in Fig. 4.11(b). When M>100, the three diode-less schemes draw
more than 100 times more current (caused by the sneak path leakage current) than
that of the diode-based scheme. The diode-based scheme has a constant current
requirement versus M . Since the write current to switch an RRAM cell is fixed,
the total current of the diode-less array will be extremely large. The high write
current not only increases the write power, but also requires a large area of the
write drivers and wires.
As shown in Fig. 4.11(c), the diode-less schemes spend a very large portion
of the write current on the unselected cells. The V/3 scheme is even worse since
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Figure 4.11: (a) The normalized write voltage across the selected RRAM cell; (b)
the normalized required current at the input driver of the bit line or word line; (c)
the write current analysis of different RRAM array schemes; (d) the normalized
total write power. All results are normalized to the one single RRAM cell.
all unselected cells are biased at one third of the write voltage. In comparison, the
write current almost all goes to the selected RRAM cell in the diode-based scheme.
Fig. 4.11(d) provides the total power consumption with a fixed input write voltage
at the bit line. The results show that the write power of the diode-based scheme
is constant versus array size. However, the write power is linearly increased in the
V/2 and floating schemes, and exponentially increased in the V/3 scheme.
The diode-less scheme not only requires large area and high write power,




























Figure 4.12: (a) The write voltage distribution in a 64 × 64 diode-less crossbar
RRAM array due to the parasitic resistance in the word lines and bit lines; (b)
the histogram plot of the normalized write voltage distribution in a 64×64 diode-
less crossbar RRAM array; (c) the programming results in the 64× 64 diode-less
crossbar RRAM array. Black color represents successfully programmed cells and
white color represents unprogrammed cells.
write scheme as the baseline to evaluate the write reliability. All unselected RRAM
cells are still set to LRS. As shown in Fig. 4.12(a), the voltage drop gets worse
from bottom left to top right, since the write drivers are located at the left side and
bottom side of the array. Longer metal lines result in much lower voltage across
the selected cell. The histogram of Fig. 4.12(a) is illustrated in Fig. 4.12(b). The
normalized write voltage across the selected RRAM cell is spread between 0.6 and
1. Most of the voltage on the selected RRAM cells falls into the 0.65−0.75 range.
If the unselected RRAM cells have random resistance states, the distribution will
be even worse. The write error map is shown in Fig. 4.12(c). Whether an RRAM
cell can be successfully programmed is quite randomly in the bottom left region.
In the top right region, all RRAM cells are failed to be programmed.
The write error rate is shown in Fig. 4.13. In this simulation, the required
switching voltage has a normal distribution with a standard deviation of 5%. The
input driven voltage is properly chosen to ensure very low write error rate for the
single cell, and very low write disturbance when half biased. For example, since
most of the write voltage on the selected RRAM cells falls into the 0.65−0.75
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Figure 4.13: The write error rate comparison between V/2 write scheme and the
scheme using diode as the selector.
Table 4.2: The simulation results of the RC delay among our proposed scheme,
the conventional ’1R’ and SRAM schemes.
Delay (ps) A→B B→C C→D D→E E→D E→out A→out
Proposed 52.42 41 35.97 145.855 37.95 27.24 302.485
1R 51.645 39.32 34.015 140.165 36.97 25.33 290.475
SRAM 159.525 209.81 164.8 208.33 50.265 33.935 776.395
range, the input driven voltage is set to 1.3× of the mean switching voltage in
the 64 × 64 array. In a small array size, i.e., 2 × 2, all write schemes have very
small write error rate. However, in a larger RRAM array, the diode-less scheme
(V/2) has a much higher write error rate than the diode-based scheme. Based on a
64×64 array, the write error rate of the diode-less scheme and diode-based scheme
are 0.784 and 8.6e−9, respectively. Such high write error rate of the conventional
‘1R’ scheme will make the FPGA function incorrectly.
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4.5.2 RC Delay Simulation Results
The RC delay is simulated based on the schematic in Fig. 4.4. One path is enabled
from the input of SB (A) to the output of LB (out). RC model is inserted at each
node, i.e., an RC delay of the metal in SB, CB, local interconnect, etc. The
parasitic resistance and capacitance are estimated based on the area evaluation
results in Section 4.4. The space and width of the wires between two channels are
set to equal value. The estimated capacitance in the SB, CB, CB to LB and the
local interconnect are 2.65fF , 1.15fF , 1.2fF and 1.15fF , respectively. The RC
delay simulation results will be used in the VPR simulation.
The RC delay simulation results are tabulated in Table 4.2. We assume all
RRAM cells are successfully programmed in the ‘1R’ based FPGA. The simulation
results show that our proposed scheme has a penalty of only 4% lower speed than
the ‘1R’ scheme. The improvement is significant when compared to the SRAM-
based scheme. There are four times and two times speed improvement in the
interconnect and LB, respectively. The total speed improvement from A to out is
around 2.5 times. In the SRAM-based scheme, the delay is mainly caused by the
routing, which is 68.8% of the total delay. In contrast, the delay caused by the
routing is reduced to 42.8% of the total delay. The improvement of the delay is
due to the much shorter routing length and no Vth drop on the routing path. The
shorter routing reduces parasitic resistance and capacitance, thus reduces both
delay and dynamic power.
4.5.3 LUT Comparison
We further evaluate the area, speed and power of our proposed LUT, the ‘1R’
based LUT and the SRAM-based LUT. The ‘1R’ scheme is using the same LUT
structure as shown in Fig. 4.7 but replacing all ‘1D2R’ with ‘1R’. The simulation
results are summarized in Table 4.3.
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Proposed 145.855ps 4.71fJ 2.53nJ 162
1R 140.165ps 4.76fJ 2.861nJ 162
SRAM 208.33ps 6.533fJ 5.61nJ 172
Compared to the SRAM-based LUT, our proposed LUT improves the speed,
dynamic power and leakage power by 30%, 28% and 55%, respectively. The speed
is improved mainly due to no Vth drop in the LUT. The dynamic power is improved
due to much narrower short circuit current from VDD to the ground. Because
the SRAM-based LUT requires a feedback transistor to pull the output of the
multiplexer to VDD. This feedback transistor will fight with the SRAM or the
SRAM buffer. The leakage power is improved by replacing the SRAM cells with
RRAM cells. Moreover, our proposed scheme also reduces 12% leakage power
from the ‘1R’ based scheme, since our proposed scheme has doubled the off-state
resistance. The delay of our proposed scheme is slightly higher than the ‘1R’ based
scheme, which is due to the on-state resistance is also doubled. The area of ‘1R’
and ‘1D2R’ based LUTs reduces 6% from that of the SRAM-based LUT.
4.5.4 VPR Simulation Results
Evaluating our proposed ‘1D2R’ based FPGA scheme is assisted by the VPR
software, which is very flexible to compare the newly developed FPGA architecture
and many other different FPGA architectures. It provides a behavioral system
analysis on different FPGA architectures. We also use the gate-level FPGA power
estimator [12,13] to evaluate the power consumption of the proposed ‘1D2R’ based
FPGA. The FPGAs used in the VPR simulations are based on the architectures
provided in Section 4.4. The RC delays required by the VPR have been evaluated
in Section 4.5.2.
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Figure 4.14: (a) The delay simulation results; (b) the power simulation results;
(c) the power and delay product results. The three schemes are simulated based
on 20 MCNC test benches with VPR and the power model in [12,13].
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Fig. 4.14 shows the power and delay simulation results based on 20 Micro-
electronics Center of North Carolina (MCNC) benchmarks. MCNC benchmark
suite is very popular in academic research, and has standardized libraries with
representative circuit designs ranging from simple circuits to advanced circuits
obtained from industry. Compared to the SRAM-based FPGA, the speed of our
proposed ‘1D2R’ based FPGA improves from 1.53× in the ‘dsip’ benchmark to the
2.38× in the ‘s39417’ benchmark as shown in Fig. 4.14(a). The averaged speed
is improved by 1.94 times. As shown in Fig. 4.14(b), the power of our proposed
‘1D2R’ based FPGA reduces from 36.9% in the ‘alu4’ benchmark to the 45.5% in
the ‘spla’ benchmark. The average power reduction is about 40.9%. As a result,
the average power-delay product (PDP) is improved by 3.3 times as shown in
Fig. 4.14(c). The delay and dynamic power are greatly reduced due to the much
shorter routing length and the improved LUT architecture. Though the switch
resistance of our ‘1D2R’ scheme is doubled from the ‘1R’ scheme, there is only
10% downgrade in the speed performance, and 8% of the PDP.
4.6 Summary
In this chapter, we have proposed a ‘1D2R’ based non-volatile storage element,
and ‘1D2R’ based nvFPGA architecture. Compared to the SRAM-based FPGA,
our proposed ‘1D2R’ scheme has greatly reduced the area and power by 78% and
40.9%, and improved the speed by 1.94 times. Compared to the conventional ‘1R’
based nvFPGA, it has significantly enhanced the write reliability with only 8%
performance reduction. The results have shown that the write error rate is as
low as 8.6e−9 in a 64× 64 crossbar array. The results suggest that our proposed





The chapter is written mainly based on the paper “A Low Active Leakage and
High Reliability Phase Change Memory (PCM) based Non-Volatile FPGA Storage
Element”.
5.1 Introduction
A few works have been reported to integrate NVM cells into FPGA circuits
in [2, 3, 135, 136, 168]. However, those works have various drawbacks that limit
their applications in FPGAs. For example, the designs in [135, 136] have a write
reliability issue due to sneak paths. [168] in essence is the SRAM-based FPGA.
Therefore, it still suffers from long configuration time and high configuration pow-
er when powering on. [2] and [3] suffer from high active leakage power (the leakage
power during normal operation) and low reliability issues due to high DC voltage
(VDD) on NVM cells during the FPGA normal operation. The design in Chapter
4 requires special process of the diode and RRAM cells. High resistance ratio of
the RRAM is indispensable to achieve high reliability and low leakage. Therefore,
the cost of the nvFPGAs is greatly increased. Moreover, the design cannot be
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used in the multi-context FPGAs.
In this chapter, we propose a low active leakage power and high reliability
nvSRAM storage element with high loading speed. PCM is used in our nvSRAM,
but it is worth noting that our nvSRAM cell can be extended to all resistive
NVMs. The process is greatly simplified, thus the cost will be highly reduced.
To achieve the low active leakage power and high reliability, PCM cells are only
sensed when powering on. In the FPGA operation mode, they are biased at 0V
by pulling both nodes of PCM cells to the ground. Therefore, there is no active
leakage power in PCM cells, and the retention time can be greatly improved. As a
result, our proposed nvSRAM is able to load configuration information within 1ns,
achieving fast multi-context switching abilities, and 41.8 pW low active leakage
power during FPGA operation. The retention can be longer than 10 years. The
FPGA system loading speed and energy are 1ns and 2.54fJ/cell, respectively.
The design in Chapter 4 relies on the resistance of the RRAM cells to
configure FPGA. Since the high and low resistance of the RRAM has only 6 orders
difference, and the resistance value of the RRAM has a much wider distribution
than CMOS. Therefore, the variation of the resistance value will significantly affect
the active leakage current, timing uncertainty, etc. The NVMs in the proposed
nvSRAM is only sensed during power-on period. In other modes, they are turn
off. Therefore, the process variation of the NVM will not affect the performance
of the FPGA during normal operation.
5.2 Proposed nvSRAM based FPGA
The proposed nvSRAM based FPGA, as shown in Fig. 5.1, has the similar ar-
chitecture as conventional SRAM-based FPGAs. The only difference is that 6T































Figure 5.1: The proposed nvSRAM based FPGA Architecture. 6T SRAMs are re-
placed by our proposed nvSRAMs. SB, CB and CLB are switch block, connection
block and configurable logic block, respectively.
5.2.1 Working Modes and Power Advantage
In the proposed nvSRAM based FPGA, we introduced a loading mode in addition
to the traditional sleep mode, configuration mode and normal operation mode.
The configuration mode and loading mode of the proposed nvSRAM based FPGA
are used to write configuration information to PCM cells, and read configuration
information from PCM cells to latches, respectively.
The nvSRAM based FPGAs are only programmed once in the configuration
mode. Thereafter, the information stored in PCM cells is sensed in the loading
mode to configure the logic and routing in FPGAs. There is only one time loading
when FPGAs are powered on. The instant power-on and non-volatile abilities of
nvSRAMs reduce the sleep power, power-on time and power-on energy, allowing






Figure 5.2: The power consumption of the (a) SRAM-based FPGA and (b) our
proposed nvSRAM-based FPGA in different operation modes.
Fig. 5.2 explains the power consumption of conventional SRAM-based FP-
GAs and our nvSRAM-based FPGAs in different modes. As shown in Fig. 5.2(a),
SRAM-based FPGAs have high configuration power and long configuration time.
Therefore, SRAM-based FPGAs require significant overhead during power on and
off. BEP, which is defined by the time when the reduced sleep energy (area A)
equals to the energy required to power on the FPGA (area B), can be used to eval-
uate power-off possibilities. In other words, only when area A is larger than area
B, SRAM-based FPGAs benefit from in powering off in terms of power. Another
power off condition is that the sleep time between two events has to be longer than
the total width of A and B. As shown in Fig. 5.2(b), the smaller area B’ of our
nvSRAM based FPGA allows area A’ to be much smaller to gain power reduction
benefit. Therefore, the width of A’ is much shorter than that of A, and the width
of B’ is also much shorter than that of B due to instant power on ability. In other
words, our nvSRAM-based FPGAs can be powered off to reduce the FPGA power
consumption in a much shorter idle period.
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Figure 5.3: (a) Conventional SRAM-based multi-context FPGA; (b) Proposed
nvSRAM based multi-context FPGA.
5.2.2 Multi-context FPGA and Area Advantage
One solution to reduce the chip area and power consumption is through run-time
reconfiguration (RTR) by increasing the hardware utilization [169]. RTR is the
ability to modify or change the functional configuration of the device during op-
eration. It can reduce the hardware components (area) and power consumption
by reusing the same FPGA for several functions. As it involves reconfiguration
during program execution, fast configuration is very important for RTR. However,
the traditional single-context FPGA structure only allows one full-chip configu-
ration to be loaded at a time results in very slow reconfiguration. Therefore,
SRAM-based multi-context FPGA has been proposed [170]. A key advantage of
the multi-context FPGA over a single-context architecture is that it allows the
nanoseconds context switch, whereas the single-context may take milliseconds or
more to be reprogrammed [170].
However, due to the volatile nature of the SRAM, SRAM-based multi-
context FPGAs still suffer from several fundamental drawbacks, including long
configuration loading time (need to reload the configuration from the external
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NVM array every time when powering on), excessive active leakage power (have
to always power on all context layers), large configuration memory area (large size
of SRAM), low standby possibility and etc.
We propose using NVMs to replace SRAMs to form an NVM-based multi-
context FPGA. The NVMs are used to store the FPGA configuration informa-
tion. Fig. 5.3(a) illustrates the N -layer multi-context architecture for conventional
SRAM-based multi-context FPGAs. N is set to 8 in this example for illustration,
but not limited to 8. It can be seen that there are eight context layers of SRAMs.
Each SRAM layer contains the configuration information for a different function.
Based on the application, different SRAM layer is selected. The switching among
these configuration layers can be achieved during execution. The multiple con-
figuration layers can be combined to emulate a single large function. Fig. 5.3(b)
shows the proposed nvSRAM based multi-context FPGA. The main difference is
that the eight SRAM layers are replaced by eight NVM layers. Each NVM layer
contains different function. It has the same operation scheme as the conventional
SRAM-based one. A shared sensing circuit is designed to control the NVM layers.
Because the cell size of NVM is only about 3% of that of SRAM [1], the chip area
of FPGA could thus be significantly reduced.
5.3 Proposed Storage Element
To reduce the active leakage power and increase the reliability, we follow three
design principles. The first principle is to bias PCM cells at 0V during the FPGA
normal operation. Hence there is no active leakage current on PCM cells, and
their states will not be disturbed. The second principle is to quickly load the con-
figuration information from PCM cells to latches with low read power, thus allows
the FPGA to be powered on/off more frequently, and switch between contexts
















Figure 5.4: The proposed single-context nvSRAM. The signals BLp and BLn are
shared with other nvSRAMs in the same column.
during PCM cell programming, thus low VDD devices can be used to achieve
high density. With these principles, we propose both single-context nvSRAM and
multi-context nvSRAM in the following.
5.3.1 Single Context nvSRAM
The proposed PCM based single-context nvSRAM storage element is shown in Fig.
5.4. As discussed in Section 5.2, our proposed nvSRAM has three modes besides
the sleep mode, the detailed description of each mode is provided as follows:
a). In the configuration (write) mode, read enable signal (REb) is high to
turn off the equalization transistor MP2, thus the four transistors (MP0, MP1,
MN0 and MN1) formed latch isolates FPGA operation supply voltage (VDD)
from nodes SLp and SLn. This results in no DC path between VDD and the
write voltages (Vset and Vreset) of the PCM cells. Meanwhile, the control signal S1
is high to pull nodes SLp and SLn to the ground. The nodes BLp and BLn are
driven by the SET voltage (Vset) and RESET voltage (Vreset) pulses according to
the configuration information. For example, if the configuration information is “0”,
R0 and R1 are under RESET and SET operations, respectively. It is worth noting
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that the high write voltage is not connected to SLp or SLn as reported in [171].
This avoids the use of thick oxide transistors in the latch. After configuration,
R0 is at high resistance state (RH), and R1 is at low resistance state (RL). The
simplified schematic of the proposed nvSRAM to write the PCM cells is shown in
Fig. 5.5(a).
b). In the loading (read) mode, as shown in Fig. 5.5(c), BLp and BLn
are pulled to the ground, and S1 is low to disconnect SLp and SLn from the
ground. Meanwhile, REb is also low to equalize SLp and SLn to V DD−Vthp−Vthn,
where Vthp and Vthn are the threshold voltages of PMOS and NMOS transistors,
respectively. Due to pre-configured information on R0 and R1, the nvSRAM forms
two asymmetric current paths. For example, when R0 = RH , R1 = RL, the current
on R1 is much larger than that on R0. Therefore, the output node Qp is pulled
down, thus pulls up Qn. The asymmetry of current paths forms a third current
path in MP2 from Qn to Qp. Once REb is high, the latch pulls Qn to VDD and
Qp to the ground.
c). In the FPGA normal operation mode, BLp and BLn are still at the
ground, and REb is high. Moreover, S1 is turned on to pull SLp and SLn to the
ground and thus bias PCM cells at 0V, resulting in zero active leakage power and
long retention time. The nvSRAM works like a convectional SRAM to configure
the logic and routing in the FPGA. Fig. 5.5(d) shows the simplified SRAM-like
schematic of the nvSRAM during the FPGA normal operation mode.
The control logic information of our proposed nvSRAM in different oper-
ation modes is tabulated in Table 5.1. The proposed nvSRAM contains 7 tran-
sistors, one more than the conventional 6T SRAM. During writing, the drain of
transistors MN2 and MN3 are pulled to the ground, and the high write voltage is
isolated by the PCM cells. As a result, thin oxide transistors can be used in the









































Figure 5.5: The proposed single context in the (a) write mode, (b) read mode,
and (d) FPGA execution mode.
5.3.2 Multi-context nvSRAM
We further propose an nvSRAM with multiple layers of programming bits (multi-
context nvSRAM), where each layer can be activated at a different time point.
Our proposed multi-context nvSRAM shows a great potential in run-time recon-
figuration applications, since it only needs less than 1ns to switch between different
contexts.
The proposed multi-context nvSRAM, as shown in Fig. 5.6, not only has


















Figure 5.6: The proposed multi-context nvSRAM. The signals BLp and BLn are
shared with other nvSRAMs in the same column
Table 5.1: The control logic information of our proposed nvSRAM in different
operation modes.
Modes REb S1 BLp BLn
Write (1) 1 1 Vset Vreset
Write (0) 1 1 Vreset Vset
Read Negative Pulse 0 0 0
Normal operation 1 1 0 0
area by sharing the latch. Compared to the SRAM-based multi-context FPGA,
the area, standby power, power-on time and power-on energy could be significantly
reduced. In Fig. 5.6, the context select transistor pairs MN4<N − 1 : 0> and
MN5<N − 1 : 0> are inserted between the latch and PCM cells. The context
select transistors are controlled by the context select address WL<N−1 : 0>. The
N -context requires N bits context selected address, N pairs of select transistors
and N pairs of PCM cells.
The multi-context nvSRAM has four operation modes in addition to the
sleep mode: the configuration mode, the loading mode, the multi-context switch















Figure 5.7: A schematic of the nvSRAM 3D integration. The phase change mate-
rial is deposited in the format of thin-film on the top of the CMOS transistors.
single-context nvSRAM except the context switch mode. The context switching
mode is for run-time reconfiguration, which performs almost the same as the read
operation. The only difference is that it first changes the context address to the
targeted layer before sensing the configuration information from the selected layer
to the latch.
A 3D integration schematic of the CMOS circuits and PCM cells is shown
in Fig. 5.7. The phase change material is deposited in the format of thin-film
on the top of the CMOS circuits, thus no additional area is required for PCM
cells. The latch is shared by different context layers, resulting smaller area of the
multi-context nvSRAM than the multi-context SRAM. Fig. 5.7 shows an example
of 2-context nvSRAM, where all PCM cells are placed in the same layer.
The multi-context nvSRAM also allows dynamic reconfiguration during the
FPGA normal operation when required logic function is not pre-configured in PCM
cells. The FPGA operation is not interrupted when writing new information to
the PCM cells. During dynamic reconfiguration, S1 is high to pull the nodes SLp
and SLn to the ground. Therefore, the configuration information is still latched
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Table 5.2: The parameters of the PCM used in the simulation.
PCM Parameter
Technology node 20nm




by MP0, MP1 and MN0 to MN3. Then a normal write operation is performed to
the selected PCM cells. The new states of the PCM cells could be sensed at any
time when required by the FPGA systems. The FPGA systems are interrupted in


















Figure 5.8: The 4-input LUT structure used to evaluate the proposed nvSRAM.
In this section, we first evaluate the power and delay performance of the
proposed single-context nvSRAM based 4-input LUT, and another three 4-input
LUT architectures. After that, we analyze the retention of PCM cells to be inte-
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Figure 5.9: The power and delay simulation results of the proposed nvSRAM when
loading the states from PCM cells to the latch.
grated in three different schemes. In the second part of this section, we compare
the power, delay, loading energy and area among these four multi-context 4-input
LUTs.
To evaluate the proposed nvSRAM, test benches were built based on a
45nm CMOS process node. GST based PCM is used in our simulation. The
model is built by Verilog-A using curve fitting. Our PCM model uses the same
resistance value and pulse width as [2]. The high resistance (RH) and the low
resistance (RL) are 2MΩ and 20KΩ, respectively. The SET and RESET pulse
widths of the PCM model are 200ns and 20ns, respectively. Our default SET and
RESET voltages are 1.2V and 1.7V , respectively. The detailed PCM parameters
are tabulated in Table 5.2. We built a read disturbance model according to the
data provided by [172] to compare the data retention.
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Table 5.3: The results comparison among the SRAM, proposed nvSRAM, [2]
and [3].
This work [2] [3] SRAM
Non-volatile Yes Yes Yes No
4-input LUT Active
Leakage Power
1.19nW 207nW 2.15µW 1.17nW
4-input LUT Switch-
ing Energy
2.58fJ 3fJ 2.2fJ 2.5fJ
4-input LUT Pull-
down Delay
280ps 310ps 316ps 270ps
4-input LUT Pull-up
Delay








2.54fJ/bit 2.16fJ/bit 3.07fJ/bit ∼50fJ/bit [173]
Data Retention >10 years 250µs 250µs Preserved so long
as voltage is ap-
plied
5.4.1 Single Context Simulation Results
The power and delay simulation results given in Fig. 5.9 shows that our proposed
nvSRAM achieves a 41.8pW low active leakage power and a within 1ns high
sensing speed. The low active leakage power is due to zero bias voltage on PCM
cells by pulling SLp and SLn to the ground. The reading power of nvSRAM cell is
only around 1.95uW , hence the time and energy consumed by reading are shorter
and lower than configuration of the SRAM cell when FPGAs are powered on.
A 4-input LUT in Fig. 5.8 is used to evaluate the performance of the four
LUTs based on the proposed nvSRAM, SRAM, and those in [2] and [3]. The
LUT in [2] is extended to the same four inputs. The SRAM based LUTs use the
same structure as in Fig. 5.8 by replacing nvSRAM cells with 6T SRAMs. The
resistance of the pull-down resistor in [3] is set to the logarithmic middle point of
RH and RL (200KΩ).
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Figure 5.10: The power consumption comparison among different LUT architec-
tures. A: [2]; B: [3].
The power and delay comparison among the four 4-input LUTs is tabulated
in Table 5.3. The delay is measured from input A to output F. As shown in
Table 5.3, the proposed nvSRAM based 4-input LUT achieves the similar speed
performance as the conventional schemes. The 1.19nW active leakage power is
similar to the SRAM-based LUT, but much smaller than [2] and [3]. The active
leakage power of [2] and [3] is about 174 times and 1810 times higher than that of
the proposed structure, respectively. Based on the 4-input LUT simulation results,
our nvSRAM-based LUT could be powered off to reduce the leakage power when
the sleep time is longer than 34.5µs.
As illustrated in Fig. 5.10, the dynamic power and active leakage power of
the four LUTs are compared at different operating frequencies. At low frequency
(i.e., 0.1MHz), the active leakage power of [2] and [3] are 2 − 4 orders higher
than the dynamic power. Only when the averaged switching frequency is higher
than 100MHz, the active leakage power in [2] gets lower than the dynamic power.
However, the active leakage power in [3] is still more than 10 times higher than
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Figure 5.11: (a) IV curve of the PCM cell in the amorphous state. (b) the PCM
retention of the designs in [2, 3], and our proposed nvSRAM. A: [2]; B: [3].
its dynamic power. In contrast, even at 1MHz low switching frequency, the active
leakage power of the LUT with our proposed nvSRAM is already lower than the
dynamic power.
The retention time of PCM cells with our proposed nvSRAM, and the
circuits in [2] and [3] are evaluated based on the data reported in [172]. As shown in
Fig. 5.11, the reading current is exponentially increased with the reading voltage,
and the crystallization time of PCM cells is exponentially reduced with reading
current increased, which is because of the higher temperature inside PCM cells
at higher reading current. Therefore, when the cells are biased at 1V , the high
reading current (30µA) leads to much shorter data retention time (crystallized in
250µs). In our proposed design, the retention time could be longer than 10 years,
since the sensing energy is low and there is no bias current in PCM cells during
FPGA normal operations. The results are summarized in Table 5.3. The retention
time of PCM may be improved by using different materials (i.e., GeTe) [174,175].
However, the SET voltage/current may be increased due to the different materials.
Moreover, the low retention problem may not be fully addressed due to the high
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DC biased voltage, i.e., the short-dash line shown in Fig. 5.11(b).
5.4.2 Multi-context Simulation Results
Figure 5.12: The RTR simulation results of the proposed 8-context nvSRAM based
4-input LUT.
The multi-context 4-input LUTs use the same structure as the single-
context 4-input LUTs. Fig. 5.12 shows the run time reconfiguration of the 4-input
LUT with 8-context nvSRAM. At the first read cycle, the multi-context nvSRAM
address 8′h01 is selected. This address sets the LUT to 16′h0123 to have the logic
function of F = A¯B¯C¯ + AB¯D¯. When the read operation is finished, the states
of the PCM cells (16′h0123) are sensed and latched at the output Q<15:0>. The
inputs of the LUT are swept from 4’b0000 to 4’b1111, and the sequence of the out-
put signal F is ..1100 0100 1000 0000..., which agrees well with the states of the
PCM cells. At around 2us, another read cycle selects 8′h40 as the context address
of the nvSRAM which sets the LUT logic function to F = AB+AC¯ + B¯C + B¯D¯.
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When the read operation is completed, the states of the data Q<15:0> have been
changed to 16′h9abb. The switch between different context could be accomplished
in less than 1ns.
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Figure 5.13: the 4-input LUT (a) active leakage power and (b) dynamic power
comparison among the 6T SRAM, the designs in [2,3], and the proposed nvSRAM.
A: [2]; B: [3].
Fig. 5.13(a) shows the multi-context 4-input LUT leakage power compari-
son among the 6T SRAM, the designs in [2,3], and our proposed nvSRAM. Since
the designs in [2,3], and our proposed nvSRAM are using NVM technologies, the
unselected context bits could be turned off, thus the active leakage power increases
little at the wide span of context bits. However, the SRAM based LUT has to
power on the unselected SRAM cells, thus higher context bits LUT draws higher
active leakage power. Our nvSRAM based 8-context LUT reduces active power
by 8, 174 and 1810 times, respectively, compared to the 8-context LUTs using 6T
SRAM, the designs in [2] and [3].
Fig. 5.13(b) shows the 4-input LUT dynamic power comparison among four
techniques. The SRAM and our proposed nvSRAM based LUTs have the similar
dynamic power due to the same LUT structure is used. The dynamic power of [2,3]
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gets higher with larger context bits is due to the parasitic capacitance from the
other PCM select transistors.
1 2 3 4 5 6 7 8
0 . 2 4
0 . 2 6
0 . 2 8














C o n t e x t  B i t s
 P r o p o s e d   A   B   S R A M
Figure 5.14: The propagation delay comparison among the 6T SRAM, the designs
in [2, 3], and the proposed nvSRAM based 4-input LUTs. A: [2]; B: [3].
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Figure 5.15: 4-input LUT loading power comparison among the 6T SRAM, the
designs in [2, 3], and the proposed nvSRAM. A: [2]; B: [3].
Fig. 5.14 shows the propagation delay of four techniques. The additional
context select switches are inserted between the multi-context SRAM and LUT
switch matrix, resulting a longer delay in the multi-context SRAM based LUT
compared to the single-context LUT. The parasitic capacitance of the design
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Figure 5.16: 8-context 4-input LUT power comparison among the designs in [2,3],
and the proposed nvSRAM. All of the results are normalized to the SRAM based
8-context 4-input LUT under the same conditions. The average LUT switching
frequency is set to 10MHz. (a) The power consumption versus the ratio of idle
time and active time. The active time is set to 1ms. (b) The power consumption
versus the active time. The ratio of idle time and active time is 0.9. A: [2]; B: [3].
in [2, 3] gets larger at higher context bits, thus the total propagation delay is
proportional to the context bits. The speed of our nvSRAM is determined by the
latch. Therefore, its propagation delay is not affected by the increase of context
bits.
Fig. 5.15 gives the loading energy per information bit comparison between
the proposed nvSRAM, and the designs in [2] and [3]. The loading power of our
nvSRAM has little dependence on context bits, which are 2.54fJ and 2.58fJ for
the single-context and 8-context, respectively. However, from single-context to 8-
context, the loading power increases about 40% and 10%, respectively, in designs
of [2] and [3].
We further estimated the power consumption of the 8-context 4-input LUTs
involving both idle/sleep time and active time as shown in Fig. 5.16. The SRAM-
based LUT is still powered on during idle time, and its results are used as the
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Figure 5.17: Area comparison among the 6T SRAM, the design in [2] and our
proposed nvSRAM. The area is normalized to the single context 6T SRAM. A: [2];
B: [3].
baseline to compare the designs in [2, 3], and the proposed nvSRAM. As shown
in Fig. 5.16(a), our nvSRAM based LUT has much lower power consumption
than the SRAM-based LUT regardless of idle and active ratio. In contrast, the
designs of [2] and [3] based LUTs start to outperform SRAM-based LUT in terms
of power consumption only if the idle and active ratio is higher than 25 and 300,
respectively. This is mainly due to high active leakage power. As shown in Fig.
5.16(b), our nvSRAM-based LUT consumes less power than the SRAM-based LUT
when active time is longer than 300ns. Unfortunately, the designs of [2] and [3]
based LUTs have more than 2 and 20 times higher power consumption than the
SRAM-based LUT, respectively.
The area of the proposed multi-context nvSRAM can be derived from
AREA = AREA1 + N ∗ AREA2, where AREA1 is the area of the latch plus
the area of MN2, MN3 and the equalization transistor, AREA2 is the area of
single memory select pair. AREA1 approximately equals to the area of the single
context nvSRAM which is only 0.84um2 based on the 45nm CMOS process node.
The area comparison in Fig. 5.17 is based on the layout and the data provided
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in [2], which has been normalized to 45nm after dividing it by 4. The cell size of
the single context 6T SRAM in Fig. 5.17 is normalized to 1. Because of the thick
oxide transistors, the normalized area of the PCM cell in [2] is more than 5 times
larger than the proposed nvSRAM. The area of our nvSRAM gets smaller than
6T SRAM when the context bits are larger than 2.
5.5 Summary
In this chapter, we have proposed a PCM based non-volatile SRAM, which greatly
reduces the active leakage power, and enhances the reliability of PCM cells by
biasing PCM cells at 0V during the FPGA normal operation. The results have
shown that the 4-input LUT with our nvSRAM has only 1.19nW active leakage
power while producing 1ns fast loading speed. These features allow the system to
be powered on/off to reduce the leakage power when standby time is longer than
34.5µs. The analysis also shown that the retention of the PCM cells can be longer
than 10 years. The results suggest that our proposed nvSRAM is a promising




This dissertation has looked at many facets of using the new NVMs including
STT-MRAM, PCM and RRAM in designing low power and high performance
circuits.
The new nvFFs and localized NVM array based on STT-MRAM are pro-
posed to retain the states of registers during standby. Both designs are targeting
for the low VDD and low write power. The nvFF can be designed as a standard
cell to compatible with digital design flow thus the design cycle could be greatly
reduced. The localized NVM array could further reduce the power consumption
with higher density. The non-volatile storage elements proposed for the nvFPGAs
are targeting for the high reliability, high density and low power. Compared to the
conventional nvFPGAs, the reliability is significantly improved, while compared
to the SRAM-based FPGAs, the FPGA area and power could be greatly reduced.
Chapter 2 proposed a new nvFF to retain the states of registers during
standby. Two-phase write approach and complementary write drivers were used
in the nvFF, which reduced more than 38% power for the saving operation and
also scales VDD down to 1V and below. The proposed nvFF has the closest FF
performance as the CMOS retention FF. Moreover, it reduces more than 50% area
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when compared to the smallest nvFF in the prior arts.
Chapter 3 proposed a novel NVM based circuit architecture with zero leak-
age power dissipation to further reduce the sleep power. It stored the states of
the registers in the localized STT-MRAM array through scan chains, which had
reduced by more than 20% sleep energy than conventional nvFF schemes, and
saved by more than 99.8% sleep energy compared to the CMOS retention register
based approaches when the sleep time is longer than 1s. Moreover, the proposed
pipelined quad-phase saving scheme maximized the saving speed, while reduced
the peak saving current.
Chapter 4 further proposed a novel structure (‘1D2R’, ‘1-diode, 2-RRAM
cells’) to replace the NMOS switch and 6T SRAM. Based on systematic analysis,
the proposed nvFPGA reduced the overall area by 78%, improved the speed by
1.94 times, and reduced the operation power by 40.9% compared to the SRAM-
based FPGA. Furthermore, compared to other RRAM-based nvFPGAs, this novel
structure significantly improved the write reliability by 8 orders magnitude for a
64 × 64 array with more than 20 times lower write power. This design fully
unlocked the true potential of the RRAM-based FPGA and moves a solid step
further toward real applications.
Chapter 5 presented a low active leakage power and high reliability PCM
based non-volatile SRAM (nvSRAM). The low active leakage power and high reli-
ability were achieved by biasing PCM cells at 0V during FPGA operation. Com-
pared to the state-of-the-art, the proposed nvSRAM-based 4-input LUT achieved
174 times reduction in active leakage power and 15000 times increase in reten-
tion time. In addition, the proposed nvSRAM-based FPGA system significantly
accelerated the loading speed to less than 1ns with 2.54fJ/cell loading energy.
In short, this dissertation presented new integration solutions and archi-
tectures to address various weaknesses in the conventional resistive NVM based
136
FFs and FPGAs. It had reduced the power consumption with higher density and
performance. Moreover, the reliability was also greatly improved.
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